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Abstract 
The growing trend in VLSI systems is to shift more signal processing functionality from ana-
log to digital domain to reduce manufacturing cost and improve reliability. It has resulted 
in the demand for wideband high-resolution analog-to-digital converters (ADCs). There 
are many different techniques for doing analog-to-digital conversions. Gversampling ADC 
based on sigma-delta (EA) modulation is receiving a lot of attention due to its significantly 
relaxed matching requirements on analog components. Moreover, it does not need a steep 
toll-off anti-aliasing filter. A E A ADC can be implemented either as a discrete time system 
or a continuous time one. Nowadays growing interest is focused on the continuous-time 
EA ADC for its use in the wideband and low-power applications, such as medical imaging, 
portable ultrasound systems, wireless receivers, and test equipments. A continuous-time 
E A ADC offers some important advantages over its discrete-time counterpart, including 
higher sampling frequency, intrinsic anti-alias filtering, much relaxed sampling network re-
quirements, and low-voltage implementation. Especially it has the potential in achieving 
low power consumption. 
This dissertation presents a novel fifth-order continuous-time EA ADC which is imple-
mented in a 90nm CMOS technology with single 1.0-V power supply. To speed up design 
process, an improved direct design method is proposed and used to design the loop filter 
transfer function. To maximize the in-band gain provided by the loop filter, thus maxi-
mizing in-band noise suppression, the excess loop delay must be kept minimum. In this 
V 
ABSTRACT 
design, a very low latency 4-bit flash quantizer with digital-to-analog (DAC) trimming is 
utilized. DAC trimming technique is used to correct the quantizer offset error, which allows 
minimum-sized transistors to be used for fast and low-power operation. The modulator 
has sampling clock of 800MHz. It achieves a dynamic range (DR) of 75dB and a signal-
to-noise-and-distortion ratio (SNDR) of 70dB over 25MHz input signal bandwidth with 
16.4mW power dissipation. Our work is among the most improved published to date. It 
uses the lowest supply voltage and has the highest input signal bandwidth while dissipating 
the lowest power among the bandwidths exceeding 15MHz. 
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Wideband low-power analog-to-digital converters (ADCs) find many useful applications 
such as medical imaging, portable ultrasound systems, wireless receivers, and test equip-
ments. Using wideband ADC means more signal processing functionality can be shifted 
to digital domain achieving low-cost, high-yield, and higher re-configurable devices. Low 
power feature is crucial especially for portable devices since it not only improves battery 
life and reduces system weight but also keeps device temperature at reasonable level. 
There is increasing interest in continuous-time (CT) sigma-delta (£A) ADCs for wide-
band low-power applications [2, 3, 4]. CT £ A ADCs offer some important advantages over 
their discrete-time (DT) counterparts. They may operate at higher frequencies as no set-
tling behavior is involved in continuous-time filtering. They have much relaxed sampling 
network requirements since sampling error is suppressed by noise shaping and oversam-
pling. All these enable CT EA modulators to increase signal bandwidth with low power 
consumption. 
Recent research has pushed signal bandwidth of CT EA modulators to 20MHz band-
width range with 9 to 13-bit resolution using CMOS technology. Caldwell et al. [5] designed 
1 
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a time-interleaved £ A modulator in 0.18/zm CMOS. The modulator achieves 55.2dB dy-
namic range (DR) over 20MHz bandwidth with 103mW power consumption. Most recently, 
Mitteregger et al. j6j presented a S A modulator with 20mW power consumption in a 0.13/xm 
CMOS technology. The modulator has 80dB DR and 74dB SNDR over 20MHz bandwidth. 
This research has targeted at 75dB DR (corresponding to 12-bit resolution) over 25MHz 
input signal bandwidth with under 20mW power consumption using continuous-time S A 
modulation techniques. 
1.2 Research Goals 
This dissertation seeks to address design issues of wideband low-power continuous-time S A 
modulators at system, architecture, and circuit level. The emphasis is on the implementa-
tion in low supply voltage technology such as nanometer CMOS . The obtained conclusions 
are used to implement a continuous-time S A modulator in 90nm CMOS with target speci-
fications of 25MHz bandwidth, 12-bit resolution, and less than 20mW power consumption. 
Some key research results are summarized below: 
• The design of continuous-time S A modulators has been explored with an emphasis on 
increasing bandwidth and reducing power consumption while maintaining their high 
resolution. 
• An improved direct design method has been proposed, which allows the direct design 
of the loop filter transfer function. It speeds up the design process by eliminating 
discrete-time to continuous-time transformation and by analyzing stability directly in 
continuous-time domain. 
» On-chip automatic RC tuning scheme has been employed and implemented to over-
come large process variation and mismatch in CMOS technology. 
• DAC trimming scheme has been implemented to minimize the DC offset in the internal 
quantizer caused by process mismatch. 
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» A fifth-order continuous-time S A modulator with 4-bit internal quantizer has been 
realized in a 90nm 7M2T CMOS technology, with chip area of 0.5 x 0.5mm2. 
• The results show that the modulator achieves 75dB dynamic range over 25MHz signal 
bandwidth, dissipating 16.4mW from 1.0-V power supply. 
• This work has demonstrated the feasibility of implementing a wideband high-resolution 
continuotts-time S A modulator in nanometer (90nm) CMOS technology with very low 
power consumption. 
1.3 Organization of the Dissertation 
This dissertation is focused on analysis, design, and implementation of wideband low-power 
continuous-time S A modulators. It is organized into six chapters, including this introduc-
tion. The remaining chapters are organized as following. 
Chapter 2 briefly reviews some fundamental issues related to S A ADCs. Two main 
operations of an ADC including sampling and quantization are described and modelled. 
Operation principles of a S A ADC including oversampling and noise-shaping are examined. 
Design choices for a S A modulator are also discussed. 
Chapter 3 is devoted to the system-level design of wideband low-power S A modula-
tors. Survey on state-of-the-art wideband continuous-time S A modulators is given. An 
improved direct design method is proposed to speed up the iterative design process. Mod-
ulator architectures and loop filter topologies which are suitable for wideband low-power 
implementations are analyzed. A fifth-order experimental continuous-time S A modulator 
with 4-bit internal quantizer is then proposed. 
Chapter 4 discusses the circuit design details of the proposed experimental modulator. 
Building blocks of the modulator include a fifth-order loop filter with automatic RC constant 
tuning, a 4-bit internal flash quantizer with DAC trimming, and two feedback current-
steering DACs. 
Chapter 5 presents the layout design, test setup, and a discussion of the performance in 
the context of the state-of-the-art wideband continuous-time SA modulators. A summary 
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of the results, conclusions, as well as suggestions for further research work are presented in 
Chapter 6. 
Chapter 2 
Continuous-Time EA Modulator 
Fundamentals 
In this chapter we review some of the fundamental issues related to continuous-time (CT) 
£ A modulators. The discussion begins with sampling and quantization, which are the 
two main operations of an analog-to-digital converter. Then, operating principles of SA 
modulators involving oversampling and noise-shaping techniques are discussed, followed by 
two examples illustrating how a modulator works. A variety of performance metrics used 
to evaluate a S A modulator are given. Design choices of CT EA modulators are then 
examined. Finally, the impacts of clock jitter on a CT modulator is analyzed. 
2.1 Sampling and Quantization 
Converting analog signals to digital signals is the function of an analog-to-digital converter 
(ADC). Analog signals are defined as the signals which are continuous in both time and 
amplitude. Digital signals refer to the signals which are discrete with respect to time and 
amplitude. Figure 2.1 shows the fundamental operations of an ADC. Analog input signal 
x(t) first passes an anti-alias filter to remove any high frequency component in x(t) which 
5 















-f, -fb fb fs 
Figure 2.2: Aliasing caused by sampling. 
might alias back to the signal band. The output of the filter is the band-limited analog 
signal, which is then sampled and yielding discrete-time signal x(nTs) . x(nTs) is still 
continuous in amplitude. It is then quantized in amplitude by a quantizer before being 
encoded to the output digital signal y(n) . As can be seen, analog-to-digital conversion 
contains two main operations: sampling in time and quantization in amplitude. 
2.1.1 Sampling 
The operation of the analog signal x(t) sampled at discrete time is called sampling, which 
is a memoryless linear operation. According to Nyquist sampling theorem [7], x(t) must be 
sampled at a frequency twice higher than the x(t) bandwidth /;, to avoid information loss. 
Otherwise, distortion caused by aliasing will occur as shown in Figure 2.2, whereas fb is the 
bandwidth of analog signal x(i) and fs is the sampling frequency. 
If the sampling frequency fs is at or slightly higher than the Nyquist rate 2/f,, the 
converter is called Nyquist-rate converter. fs can be chosen much higher than the Nyquist 
rate the converter is said to be oversampling converter. And the oversampling ratio OSR 
6 
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Figure 2.3: An analog signal is (a) sampled at Nyquist rate (b) oversampled. 
is defined as OSR = /s/2/f>- Two types of sampling, Nyquist sampling and oversampling, 
are depicted in Figure 2.3. 
2 .1 .2 Q u a n t i z a t i o n 
Quantization of signals is inherently nonlinear operation. During the quantization, an 
amplitude continuous signal is mapped onto a set of discrete values by means of rounding 
or truncation. The operation is irreversible and causes information loss. For a quantizer 
with number of bits (binary-weighted) of N , there are total 2N — 1 quantization steps. 
Each quantization step A is determined by 
VREF 
A = (2.1) 
2 * - l 
where N is the number of bits of the quantizer, and VREF is the full-scale input range of 
the quantizer. 
Figure 2.4 shows the quantization of a signal x(t) at the amplitude level of £$. The 
signal x(t) = Xi — e is ideally quantized into level Xi as long as —0.5A < e < 0.5A. Signals 
that are larger than x% + 0.5A are quantized into the next quantization level Xj+i. And 
signals that are smaller than x» — 0.5A are mapped to the previous quantization level Xj_i. 
Therefore, quantization error never exceeds ±0.5A. 
7 
2. CONTINUOUS-TIME SA MODULATOR FUNDAMENTALS 
X+0.5A 
X X;+0.5A 
x(t) = X ; - e 
Figure 2.4: Quantization of a signal at level xt. 
An eight-level (the number of bits N = 3) quantizer in/out transfer characteristic is 
shown in Figure 2.5(a) and corresponding quantization error is shown in Figure 2.5(b). 
To simplify the analysis, quantization error is commonly approximated as an indepen-
dent additive white noise source. According to Bennett's theorem [8, 9], this approximation 
is valid if the following conditions are hold: 
• The quantizer does not overload. 
• The quantizer has a large number of quantization levels. 
• The input signal is active over many quantization levels. 
• The joint probability density function (PDF) of the input signal at different sample 
times is smooth. 
Under these conditions, the quantization error sequence e[n] is approximately uniformly 
distributed and has PDF of 
^ if e e ( - 0 . 5 A , 0 . 5 A ] 
0 otherwise 
as shown in Figure 2.6. As a result, the quantizer can be replaced by a linearized stochastic 
model as shown in Figure 2.7. 
p{e) = (2.2) 
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Figure 2.6: Probability density function (PDF) of uniformly distributed quantization error. 
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(a) 
e[n] 
x[n] ^ ( + ) ^y[n] 
(b) 
Figure 2.7: (a) Nonlinear model of a quantizer, (b) Linearized stochastic model of a quantizer. 
The total power of the quantization error signal is equal to its variance and is calculated 
by [10] 
/
oo i rA/2 
e2p(e)de = — / e2de — 




-oo *- J-A/2 
Limitations of this additive white noise model of a quantizer are depicted in details in 
[11]. 
2.2 Operating Principles of SA Modulators 
Operations of £ A modulators are based on two principles including oversampling and noise 
shaping. Oversampling is achieved by adopting much higher sampling frequency fs than 
Nyquist rate 2/^. Noise shaping is achieved by embedding a quantizer in a feedback loop. 
Due to the feedback and oversampling, the quantization process of a S A converter differs 
fundamentally from that in a Nyquist-rate converter. A signal is no longer quantized to 
the full resolution of the converter. Each sample of the input signal does not correspond 
to only one output sample. Figure 2.8 shows a complete £ A ADC, which has a loop filter 
with transfer function of G . The output of the loop filter is sampled and quantized by an 
10 













LPF {OSR Digital ^ Output 
date rate=2fb 
Figure 2.8: Complete EA ADC block diagram including decimation filter. 
internal quantizer Q. The digital output of the quantizer Q is subtracted from the analog 
input via a digital-to-analog converter (DAC) in the feedback path. In the following digital 
decimation filter, many coarsely quantized samples from the output of the Q are processed 
to produce a more precise estimate of the analog input signal at a lower sampling rate. An 
example of digital low-pass decimation filter design can be found in Appendix A. 
2 .2 .1 O v e r s a m p l i n g 
Quantization error is modeled as additive white noise. The total quantization noise power 
of A 2 /12 is uniformly distributed across the sampling bandwidth (—fs/2, fs/2). By over-
sampling, even though the total quantization noise remains the same, the amount of noise 
that falls within the signal band is much lower. The power spectral density (PSD) of the 
quantization noise is calculated by 
A 2 /12 
Se{f) = 
/ . 
The total quantization noise power that falls into the signal bandwidth is: 
h 
Se(f)df 




-/„ / . 12 OSR 
In Figure 2.9, shaded area is the total quantization noise power falls in the signal band. As 
can be seen, oversampling reduces in-band quantization noise by a factor of OSR. 
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Figure 2.9: PSD of quantization noise for an ADC sampled at (a) OSR = 1. (b) OSR > 1. 




Figure 2.10: Simplified linear model of a continuous-time SA modulator. 
2 .2 .2 N o i s e S h a p i n g 
Even though oversampling can reduce the in-band quantization noise, the reduction is not 
significant. S A ADC mainly uses noise shaping to reach large noise suppression by pushing 
noise out of signal band. For low frequencies, the DAC in the feedback path approximately 
lias a gain of 1. Figure 2.10 shows a simplified linear model of a continuous-time S A 
modulator. The output of the modulator Y(s) can be expressed as: 
Y(s) = , fi^L •*(»)+, , \,,^-E{s) 
l + G{s) "y"' ' H - G ( s ) 
= STF • X(s) + NTF • E(s) (2.6) 
where X(s) is the analog input, E(s) is the noise added by quantizer, and G(s) is the loop 
filter transfer function. Signal transfer function (STF) is defined as STF(s) = Y(s)/X(s) 
and noise transfer function (NTF) is defined as NTF(s) — Y(s)/E(s) . If G(s) has a 
12 
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lowpass filter characteristic with high DC gain, then for low-frequencies, the STF is close 
to 1 and NTF is close to 0. It means the input signal will go through without attenuation, 
while the quantization noise is greatly attenuated. For frequencies close to half the sampling 
frequency, the input signal is filtered and the quantization noise becomes large. 
2.3 Low-pass EA Modulator 
It is possible to shape the noise away from any region of the sampling bandwidth, —/ s /2 , 
/ s / 2 . Modulators with noise shaping in baseband (0, /&) is called low-pass modulators. 
Modulators with noise shaping in other than baseband are called band-pass modulators. In 
the thesis, we focus on low-pass modulators. The s-domain representation of a first-order 
low-pass E A modulator is depicted in Figure 2.11. As can be seen, the loop filter is actually 





Figure 2.11: Example of a first-order SA modulator. 
DAC model, the STF and NTF can be derived. 
Y(s) STF • X(s) + NTF • E{s) 
1 s 
X(s) E(s) (2.7) 
1 + s v ' 1 + s 
The s-doioain representation of a third-order low-pass S A modulator is shown in Figure 
2.12. In s-domain the output of the modulator Y(s) is 
13 
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E(S) 
X ( s ) — * ( + > ~Y(s) 
DAC 
Figure 2.12: Example of a third-order SA modulator. 
Y(s) = STF • X(s) + NTF • E{s) 
1 X(s) + r^-j • E{s) (2.8) 
1 + s 3 w 1 + s 3 
The NTFs and STFs for the first-order and third-order S A modulators are plotted in 
Figure 2.13 and Figure 2.14, respectively. As can be seen in Figure 2.13, noise transfer 
functions (NTFs) exhibit high-pass transfer characteristics, pushing noise out of baseband. 
Moreover, the third-order shaping suppresses the quantization noise more effectively in the 
baseband than first-order shaping. In general, as the order of the noise shaping increases, 
the level of quantization noise present in the signal passband decreases. Although the 
quantization noise is suppressed more effectively through the use of higher-order modulators, 
the order of a modulator cannot be increased arbitrarily because it is difficult to guarantee 
the stability of third- and higher-order modulators. More details about stability of high-
order modulator will be analyzed in later chapters. Signal transfer functions (STFs) in 
Figure 2.14 show low-pass transfer characteristics. 
2.4 Performance Metrics 
£ A modulators are characterized in a number of different ways to indicate the performance 
capability. Some of the most important characteristics are introduced below. 
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Figure 2.14: STFs of (a) first-order (b) third-order S A modulator. 
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2.4.1 SNR/SNDR and Dynamic Range (DR) 
The signal-to-noise ratio (SNR) is defined as the ratio of signal power to in-band noise 
power, including quantization noise and circuit noise. The signal-to-noise-and-distortion 
ratio (SNDR) measures the degradation due to the combined effect of noise and harmonic 
distortion within a specified bandwidth. Another useful performance benchmark is dynamic 
range (DR). It is the ratio in power between the maximum input signal level and the min-
imum detectable input signal level. Figure 2.15 shows how to determine peak SNDR and 
DR from a plot of SNDR versus input power level. 
03 
Q 
r Performance limited by noise 
Performance limited by distortion 
Peak SNDR-
0 Y--A-
Input Signal Power OdBFS 
Figure 2.15: SNDR versus input signal power level for a modulator. 
Dynamic range (DR specified in dB) is equivalent to the resolution of the modulator 
as an ADC- It can be converted to the resolution in bits by relating a S A modulator to a 
Nyquist-rate converter using: 
N = 
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where N is the resolution in number of bits. 
To obtain SNR, SNDR, and DR, power spectrum estimation of the modulator output 
is required. In this thesis, periodogram method based on Fast Fourier Transform (FFT) is 
used to find power spectra at the output of the modulator. Appendix B shows the details 
of the method. 
2.4.2 Input Signal Swing and Bandwidth 
Input signal swing is the allowable input signal range. It indicates the maximum and 
minimum values that the input signal may have without driving the modulator out of range 
or resulting in an unacceptable distortion. Input bandwidth is the maximum input signal 
frequency at which the modulator remains the same resolution and signal swing. It is used 
to evaluate the speed of the modulator. 
2.4.3 Power Dissipation 
Power dissipation becomes an important performance metric because many S A ADCs are 
being implemented in battery powered portable devices. Reduced power dissipation means 
lower system weight and improved battery life. Minimizing power consumption can also 
make it easier to keep the temperature of the devices at a reasonable level. 
2.4.4 Figure of Merit (FOM) 
To compare the overall performance of different types of ADCs, figure-of-merit (FOM) is 
introduced and is denned as [12, 13, 14]: 
F0M = 2^2fb
 ( 2 - 1 0 ) 
It takes the relation of overall power dissipation (P) over modulator resolution (N) and 
input signal bandwidth (/;,). Smaller the FOM value is, better the overall performance of 
the modulator is. 
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2.5 Design Choices of a Low-Pass EA Modulator 
2.5.1 Modulator Order 
The order of a EA modulator is determined by the order of its loop filter G(s), which 
is the maximum power of s in the G(s) denominator. In this work we define any order 
higher than two as high-order. First and second-order modulators are considered as low-
order modulators. A high-order modulator provides higher in-band gain than a low-order 
modulator. Therefore, for a fixed signal bandwidth /*,, better noise suppression and higher 
resolution can be achieved through adopting high-order loop filter. The main drawback of 
a high-order modulator is that stability of the system becomes conditional [15]. This is 
because of the high gain of NTF at high frequencies. It causes the quantizer and internal 

















Figure 2.16: General system diagram of a EA modulator. 
2.5.2 Over sampling Ratio 
Increasing oversampling ratio (OSR) decreases in-band quantization noise as described in 
Section 2.2.1. However, high OSR increases the circuits complexity, area, and power con-
sumption. Moreover, the maximum sampling clock rate is determined by the specific tech-
nology used to implement the circuit and the circuit architecture. 
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2.5.3 Quantizer Resolution 
The resolution of the internal quantizer Q (as shown in Figure 2.16) can be one-bit or 
multi-bit. There are several benefits for a modulator to adopt a multi-bit quantizer. First, 
SNDR is improved due to reduced quantization noise. As a result, higher resolution can 
be achieved; Second, it tends to make a high-order modulator more stable because a multi-
bit quantizer is not as easy to overload as an one-bit quantizer; Third, quantization noise 
tends to be more white with less idle tones. The drawbacks associated with using a multi-
bit quantizer include requiring a multi-bit DAC in the feedback loop and more complex 
circuit design. Compared to one-bit DAC, multi-bit DAC is not inherently linear. Any 
non-linearities in the DAC are directly added to the modulator input signal without any 
attenuation, which can cause significant performance reduction. Methods are proposed to 
compensate for multi-bit DAC level errors including dynamic element matching (DEM) 
techniques [16], automatic on-chip current calibration [17], and careful DAC design [6]. 
2.5.4 Modulator Architecture 
Two main architectures have been used to implement a high-order EA modulator includ-
ing single-stage (as shown in Figure 2.16) and multi-stage. The main concern related to 
single-stage high-order E A modulator is the stability [18]. Multi-stage architecture solves 
the stability problem by cascading two or more low-order modulators to realize a high-order 
modulator. It is known as "MASH" topology, which stands for Multistage Noise-Shaping 
[19]. The main advantage of this architecture is that since low-order modulators are un-
conditionally stable, the stability of the overall modulator is guaranteed. In a multi-stage 
cascaded E A modulator, the quantization noise from a preceding stage is the input to the 
following stage. The quantization errors of all stages except the last one are cancelled by 
subsequent noise cancellation filters (NCFs) . Therefore, the modulator output contains 
only the input signal and the quantization noise of the last stage, which is noise-shaped by 
a NTF of the order equal to the overall order of the cascaded modulator. 
Figure 2.17 shows a 1-1 second-order cascaded S A modulator, which is realized by 
cascading two first-order modulators. The output of the first and second stage Y\, Y% can 
19 
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Figure 2.17: Linearized 1-1 second-order cascaded SA modulator. 
be derived as follows: 
1 + s 
Y2 = £?x • i—; l~ - ^ 2 " 
l + s 
l + s 
s 
l + s 
(2.11) 
(2.12) 
The final output of the modulator Y is: 
Y = Y1H1-Y2-H2 
= - 4 ~ • Hi • ^ + ( r ^ - • ^ - -±- • H2) • El - - i - • H2 • E2 (2.13) l + s l + s l + s l + s 
To cancel the first stage quantization noise E\, the required transfer functions of the NCFs 




l + s 
s 
l + s 
(2.14) 
(2.15) 
Substituting Equation (2.14) and (2.15) into (2.13), the final output of the modulator is: 
Y 
(l + s? 
X 
( l + s)* 
E2 (2.16) 
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Figure 2.18: (a) STF and (b) NTF of the 1-1 second-order cascaded SA modulator. 
According to Equation (2.16), the quantization noise Ei of the second stage in the 
output of the modulator is now shaped away from baseband by a second order noise transfer 
function, while the input signal X is filtered by a low-pass transfer function. Figure 2.18 
shows the NTF and STF of the modulator. The main disadvantage of a MASH modulator 
is that it is very sensitive to mismatch. For example, any deviation in the transfer function 
of the filters G\, Gi and H\, Hi will cause a mismatch in the elimination of the quantization 
noise E\. As a result, the final output of the MASH modulator will contain the quantization 
noise of the first stage, which will significantly degrade the performance of the modulator. In 
theory, a MASH modulator can extend to as many stages as needed to achieve better noise 
suppression and higher resolution without stability concern. However, mismatch among 
different stages in practice limits the maximum number of stages. 
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2.5.5 Discrete-Time (DT) vs Continuous-Time (CT) Modulator 
When the loop filter of a EA modulator is implemented using discrete-time circuits such as 
switched-capacitor (SC) [20] or switched-current (SI) circuits [21], the modulator is called 
discrete-time (DT) modulator. When it is implemented using continuous-time circuits such 
as transconductor-based integrators [22], the modulator is called continuous-time (CT) 
modulator. Compared with DT implementation, CT implementation has many advan-
tages including relaxed sarnple-and-hold requirements, higher-speed operation, lower power 
consumption, and Intrinsic anti-alias filtering. Moreover, unlike a DT modulator which is 
only suitable on MOS technology, a CT modulator can be implemented on MOS, BiCMOS, 
and bipolar technologies. However, the disadvantages of a CT modulator include higher 
clock jitter sensitivity, non-zero excessive loop delay [23, 24], and more sensitive to process 
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Figure 2.19: Block diagram of (a) a discrete-time modulator and (b) a continuous-time modulator. 
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The comparison between DT and CT modulators is shown in Figure 2.20. 
DT modulator CT modulator 
Advantages 
• Less sensitive to process variation 
•Better clock jitter sensitivity 
• Loop filter scalble with clock 
Drawbacks 
• Limited operation speed 
• High power consumption 
• High accuracy sampling network 
• Requiring off-chip anti-aliasing filter 
• Only suitable for MOS technology 
Advantags 
• Higher speed operation 
• Lower power consumption 
• Relaxed sampling circuit design 
• Intrinsic anti-aliasing filteing 
• Suitable for MOS, BiCMOS, bipolar 
Drawbacks 
• More sensitive to process variation 
•More sensitive to clock jitter sensitivity 
•Non-zero excess loop delay 
• Loop filter not scalble with clock 
Figure 2.20: Comparison of DT and CT SA modulators. 
Sampl ing N e t w o r k R e q u i r e m e n t s 
As can be seen in Figure 2.19, for the continuous-time modulator, the sampler is moved 
from the input of the discrete-time modulator to inside of the loop ahead of the quantizer. 
For the discrete-time modulator, sampling happens at the input of the modulator, any 
noise and distortion of the sampler is directly added to the input signal without any atten-
uation. As a result, the front-end sampler sets an upper limit on the performance of the 
entire modulator and has the most stringent noise and linearity requirements. Moreover, 
combination of a high oversampling clock rate and a low supply voltage of modern VLSI 
23 
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technologies put tremendous design challenges on sampling switches. Due to the signal-
dependent overdrive voltage, on-resistance and junction capacitances of a sampler switch 
also become signal-dependent [25]. This non-linear behavior seriously distorts the sampled 
signal. Boot-strapped switches have been proposed to alleviate the problem. However, it 
results in complex design and large power consumption [26]. Whereas for the continuous-
time E A modulator, since sampling takes place inside of the loop, the noise and distortion 
of the sampling network is suppressed together with quantization noise by high in-band 
gain of the loop filter. Thus CT modulators have much more relaxed design requirements 
on sampling network when compared with discrete-time modulators. 
Operating Clock F requency 
For discrete-time circuits such as switched-capacitor circuits, amplifiers are required to have 
high enough unit-bandwidth for internal signals to settle to a certain accuracy within half 
clock period. Usually the unity-bandwidth of the amplifiers must be five times the clock 
frequency to satisfy settling accuracy requirements [27]. On the contrary, there is no settling 
behavior involved in continuous-time circuits. Continuous-time modulators can potentially 
operate at much higher clock rate without worrying signal settling error. In [28, 29], it has 
been demonstrated that continuous-time £ A modulators can operate at a clock as high 
as 2GHz to 4GHz. Whereas discrete-time S A modulators usually are clocked at below 
200MHz [30, 31]. 
Power Consumption 
For both DT and CT modulators, the most power consuming components are the op-amp 
based integrators in loop niters. Because DT op-amps are required to have bandwidth five 
times the clock frequency, they have high power consumption. On the other hand, there is 
no settling problems, the bandwidth of CT op-amps can be as low as the clock frequency. 
In general, continuous-time are 3 or 5 times more power efficient than DT integrators [32]. 
As a result, for the same signal bandwidth and resolution requirements, CT modulators 
need much less power than DT modulators. 
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Intrinsic Anti-Aliasing Filtering 
For a D T modulator, an anti-aliasing filter in front of the modulator is required to sufficiently 
attenuate the frequency in aliasing band due to front-end sampling operation. For a high-
speed modulator, the anti-aliasing filter design is not trivial and the filter might consume 
significant power which is undesirable in low-power systems. However, for CT modulators, 
as can be seen in Figure 2.11 and Figure 2.12, STFs show a low-pass transfer characteristic, 
which, serves as an inherent anti-aliasing filter for input signals. Therefore, front-end anti-
aliasing filters are normally not needed [33]. Even if they are needed in some cases, the 
requirements become so relaxed that it is very easy to implement the filters on-chip with 
low power consumption. 
2.6 Clock J i t ter Impact on a CT EA Modulator 
Clock jitter is caused by sampling uncertainty, which increases noise power to the system 
[34]. In a CT S A modulator, jitter can occur at two places: sampler ahead of the internal 
quantizer and the DAC in the feedback loop. Since the jitter noise at the quantizer is 
heavily suppressed by the loop filter. This portion of noise presents little problem to the 
system. On the contrast, jitter noise induced at the DAC in the feedback loop is directly 
added to the signal path and go through STF without any attenuation. It has dominant 
effect on the overall performance of the CT S A modulator. Figure 2.21 shows an one-bit 
CT S A modulator with a non-return-to-zero (NRZ) DAC. 
The output bit stream of the NRZ DAC with jitter is equivalent to an unjittered bit 
stream plus a stream of error sequence, resulting from the jitter as shown in Figure 2.22. 
The error sequence of the NRZ DAC is represented by [28] 
eoAcM = (y[n] -y[n-l})-jr = Ay-jr (2-17) 
where Ts is the clock period, At (jitter) is the timing perturbation in the sampling instant, 
y[n] is the nth modulator output bit, and Ay = y[n] — y[n — 1]. 
Assuming At is not correlated to Ay[n], error sequence e p ^ c M is almost white with 
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jittered DAC output = unjittered DAC output + error sequence 
Figure 2.22: Equivalent representation of a jittered NRZ DAC output bit stream. 
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The noise power of clock jitter within signal bandwidth /& can be expressed as: 
p - a^DAC f __
 aeDAC __ aAy • aAt 
fitter ^ / 2 Jb Q S R OSR.T2 
Studies [35, 36] have shown that for high-performance continuous-time S A modulators, 
clock jitter surpasses quantization noise and becomes the limiting factor of performance. 
Many methods have been proposed to reduce the modulator sensitivity to clock jitter. 
Since jitter-induced noise is directly proportional to the pulse area of the DAC output, [37] 
suggests that adopting multi-bit quantizer and DAC can greatly reduce SNR degradation 
due to clock jitter. 
There are three commonly used rectangular DAC feedback pulses including non-return-
to-zero (NRZ), return-to-zero (RZ) and half-delay-return-to-zero (HRZ) . Their impulse 
responses are shown in Figure 2.23. So far we have only discussed jitter effect on a NRZ 
DAC. Research has shown that both RZ and HRZ DACs are more susceptible to jitter than 
NRZ DACs [28]. The reason is that clock jitter only causes errors when the output changes. 
RZ and HRZ DACs have both rising and falling edges occur every clock cycle so that they 
are affected by clock jitter more frequently. Figure 2.24 shows one-bit NRZ, RZ and HRZ 
DAC outputs affected by clock jitter with solid thick lines indicating the edges affected by 
clock jitter. 






lU( t ) 
Ts/2 
(C) 
Figure 2.23: DAC feedback impulse responses of (a) NRZ (b) RZ (c) HRZ. 
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Figure 2.24: One-bit NRZ, RZ and HRZ DAC output with clock jitter noise. 
0 T/2 T 
(a) 
Figure 2.25: Alternative DAC output pulse shapes (a) exponential decaying (b) sine-shaped. 
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Alternative DAC shapes other than rectangular have been proposed to reduce jitter sen-
sitivity in CT modulators as shown in Figure 2.25. The basic idea is to reduce the feedback 
signal amplitude near the edges of the clock so that clock perturbation in time has less effect 
compared with constant feedback amplitude shapes such as NRZ, RZ or HRZ. [38] analyzed 
a multi-bit DAC with exponential decaying pulse shape. Even though DAC with decaying 
pulse reduces the clock jitter sensitivity, it puts more stringent slew rate requirements on 
integrators and hence higher power consumption. [39] presented a sine-shaped DAC to 
alleviate the slew rate problem. However, it needs additional synchronization circuitry and 
introduces extra phase noise into the system. 
2.7 Summary 
In this diapter, some fundamental issues of CT EA modulators were reviewed. An analog-
to-digital converter has two main operations including sampling and quantization. Sampling 
is a linear operation and can be lossless, whereas quantization is a nonlinear operation and 
causes information loss. It was shown that when certain conditions are met, a nonlinear 
quantizer model can be replaced by a linear stochastic model. Oversampling ADCs based 
on £ A modulation work on two basic principles: oversampling and noise-shaping. Over-
sampling is achieved by using a sampling clock rate much higher than Nyquist rate, which 
reduces in-band quantization noise and relaxes anti-aliasing filter design. And noise-shaping 
is achieved by placing a quantizer in a feedback loop, which forces input signal and quanti-
zation noise to go through different transfer functions. There are many choices to be made 
when designing a S A modulator, including loop filter order, oversampling ratio, quantizer 
resolution, modulator architecture, and DT or CT implementation. For high-performance 
CT modulators, it is known that clock jitter limits the overall system performance. The 
methods that have been proposed to reduce jitter sensitivity were reviewed. 
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System Level Design of a Wideband 
Low-Power CT EA Modulator 
This chapter is mainly concerned with system-level design of a low-power CT EA modulator 
with 25MHz signal bandwidth. A survey on state-of-the-art continuous-time S A modulators 
with 10MHz+ signal bandwidth is given. Modulator architectures that are suitable for 
wideband applications are considered and compared. Following the discussion of the system 
architecture, an improved direct design methodology is presented to speed up the design 
process. Loop filter topologies are also examined for better power performance. Then, a 
fifth-order CT E A modulator with a 4-bit internal quantizer is proposed. 
3.1 State of the Art 
S A modulators are well known for their ability to achieve high resolution for low-to-medium 
speed applications. With the fast growing market of broadband wire-line and wireless 
communication services and systems, efforts have been made to extend the use of S A 
modulators to high-speed applications. Recent research has pushed signal bandwidth of 
CT S A modulators to 10MHz+ bandwidth range with 9 to 13-bits resolution using CMOS 
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Breems et al. [2] designed a 2-2 cascaded CT modulator with 10MHz bandwidth in 
O.lSlim CMOS technology. The modulator achieves 67dB DR and 57dB SNDR with a clock 
frequency of 160MHz, consuming 122mW power. Digital noise cancellation filter with digital 
calibration circuit is required for matching purpose, which increases the power consumption 
of the modulator. Another modulator with 10MHz bandwidth by Schoolf et al. [3] has a 
dynamic range of 72dB and SNDR of 66dB with only 7.5mW power consumption. It is a 
third-order single-stage modulator implemented in 0.18//m CMOS with clock frequency of 
640MHz. Low power feature is achieved through using GTO-C integrators and single stage 
architecture. Paton et al. [4] presented a modulator with 67dB DR over 15MHz bandwidth, 
dissipating 70mW power. It is implemented in 0.l3^m CMOS technology and has sampling 
clock running at 300MHz. 
Caldwell et al. [5] further increased signal bandwidth to 20MHz range. The modu-
lator is time-interleaved realized in 0.18/xm CMOS. It achieves 55.2dB DR 48.8dB SNDR 
with 103mW power consumption . Most recently, Mitteregger et al. [6] presented a £ A 
modulator with 29m W power consumption in a 0.13^m CMOS technology. The modulator 
has 80dB DR and 74dB SNDR over 20MHz bandwidth. The performance summary of the 
state-of-the-art wideband (IQMHz-r) low-pass CT EA modulators is shown in Table 3.1. 
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3.2 System Design Techniques 
3.2.1 Architecture Considerations 
There axe several architectures that have been successfully used to design wideband (10MHz+) 
low-pass continuous-time SA modulators, including cascaded topology with multi-bit quan-
tization [2], time-interleaved multi-bit topology [5], and multi-bit single-loop topology [3, 4, 
6]. 
Cascaded Mul t i -B i t Topology 
Cascaded multi-bit sigma-delta modulators offer high resolution at relatively low oversam-
pling ratios [31]. They use multiple stages in a cascaded configuration. By combining the 
digital outputs of all stages, higher order noise shaping can be achieved with low-order loop 
filters. For increased input bandwidth, desired resolution can be achieved by extending the 
number of stages without stability concern. Traditionally, cascaded SA modulators have 
been implemented solely with switched-capacitor (SC) circuits. This is because discrete-
time S A modulators have the inherently good matching between the analog and digital 
filter coefficients, which is required to have good noise cancellation and hence high-order 
noise shaping in cascaded modulators. 
The first continuous-time cascaded multi-bit sigma-delta modulator was proposed by 
Breems [2]. The block diagram of the modulator is shown in Figure 3.1. Compared with 
discrete-time cascaded modulator, it eliminates anti-alias filter [40]. However, matching 
between analog loop filter Gi,2(s) and digital noise cancellation filter NCF becomes a 
problem. The coefficients of loop filter Gi,2(s) are determined by absolute RC value which 
can vary in the order of 20% ,whereas coefficients of NCF are determined by capacitor 
ratios with matching in the order of 0.1% to 1%. As a result, calibration of either the 
analog filter G\^{s) or the NCF is necessary to obtain high-order noise shaping. In [2], 
digital calibration of the NCF is employed. The proposed modulator achieves 67dB DR 
and 57dB SNDR over 10MHz bandwidth with 122mW power consumption. 
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Figure 3.1: Cascaded multi-bit continuous-time sigma-delta modulator. 
Time-Interleaved Multi-Bit Topology 
Time-interleaved modulators use parallel structures to increases the effective sampling fre-
quency without having to operate the circuits at higher frequencies [41]. By using intercon-
nected M modulators working in parallel, the effective sampling rate becomes M times the 
clock rate of each modulator. In other words, required sampling rate can be achieved not 
by running higher clock rate but by increasing the number of modulators. As a result, the 
required resolution can be obtained for a desired signal bandwidth without utilizing a faster 
clock or using a higher order modulator. The idea here is to use block digital filtering in 
which a single-input single-output transfer function is realized by an equivalent block filter. 
A block digital filter is basically a multi-rate system using parallelism to reduce speed re-
quirements on each processing element [42]. When an appropriate block digital filter is used 
for M parallel S A modulators, it was shown that the digital filters, the internal quantizers 
and feedback DACs in each parallel branch operate at 1/M of the original rate and the 
effective OSR of the time-interleaved configuration is 
OSReff = M x OSR (3.1) 
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where OSReff is effective oversampling ratio of the time-interleaved modulator and OSR 
is the original oversampling ratio of the modulator. Figure 3.2 shows a conventional EA 
modulator and its equivalent modulator time-interleaved by 2. G(z) is the equivalent 2 x 2 
















Figure 3.2: (a) Conventional modulator (b) Time-interleaved by 2 equivalent modulator. 
As can be seen in Figure 3.2, the cost of increased effective OSR is an increase in 
hardware complexity since the circuit size increases by about the same factor that the 
effective OSR is increased. In [43, 44], some hardware reduction schemes were proposed to 
reduce hardware complexity and obtain more efficient architectures. 
The first continuous-time S A time-interleaved modulator was proposed and imple-
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merited by Caldwell [5]- The author demonstrated how a time-interleaved continuous-
time £ A modulator can be derived from a time-interleaved discrete-time S A modulator. 
The modulator achieves 55.2dB DR and 48.8dB SNDR over 20MHz signal bandwidth with 
103mW power consumption. It operates at clock rate of 200MHz in 0.18/xm CMOS technol-
ogy. Car Id well [5] discovered that DAC feedback path matching requirement is much higher 
than non time-interleaved modulator. To obtain the desired 10-bit resolution, at least 0.5% 
DAC matching and much higher op-amp DC gain are necessary [5]. 
Single-Stage Mult i -Bit Architecture 
Single-stage architecture is the most common one used to build high resolution low speed 
S A modulators [29, 45, 46]. To use it in high speed applications while maintaining its high 
resolution, a higher order loop filter and a multi-bit internal quantizer must be utilized. For 
single-stage modulators with single-bit quantizer, the integrator gain has to be reduced to 
maintain the stability when the loop order is increased. As a result, little resolution and 
signal bandwidth improvement can be gained by simply increasing the loop filter order. By 
using multi-bit internal quantizer instead of single-bit quantizer, the stability of modulators 
is significantly improved [18]. Hence, more aggressive noise-shaping transfer function is 
allowed. Employing multi-bit internal quantizer also provides additional 20logw(2L — l)dB 
resolution (where L is the bit number of internal quantization) improvement over single-bit 
quantization [47]. With more noise suppressed, signal bandwidth can be expanded with a 
desired resolution. 
Yan [1] proposed a third-order single-stage CT modulator with a 5-bit internal quantizer 
as shown in Figure 3.3. The difference between Yan's modulator and commonly used single-
stage modulators is that a second feedback path with DAC (DAC_B) is added. Additionally, 
one clock delay is inserted in front of the main feedback DAC (DAC_A) and a half clock 
delay is added in front of DACJ3. These purposely introduced delays are necessary to 
accommodate the nonzero time delay of the internal quantizer. Yan demonstrated that by 
doing so performance degradation due to the nonzero excess loop delay [24] and signal-
dependent delay of the internal quantizer [23] can be eliminated. In the other words, the 
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DAC A -1/2 
Figure 3.3: Single-stage multi-bit CT £A modulator proposed by Yan [1]. 
nonzero excess loop delay is accommodated at the architecture level design. 
Non-idealities such as noise, offset, and nonlinearity of DACJ3 are suppressed by high 
gain of the loop filter. Hence DACJ3 nonlinearity due to mismatch is not a concern. As a 
result, power consumption contributed by DACJB is insignificant. However, non-idealities 
of DAC_A are directly added on the input signal without any shaping. DAC_A requires an 
accuracy better than the target resolution of the modulator. 
Table 3.2: Architecture Comparison for Wideband CT SA Modulators 
Achievable Bandwidth 
Achievable DR 

























The comparison between three wideband architectures is listed in Table 3.2. As can 
be seen in the table, single-stage multi-bit architecture has much simpler structure, less 
36 
3. SYSTEM LEVEL DESIGN OF A WIDEBAND LOW-POWER CT SA MODULATOR 
matching requirements, and low power consumption. For these reasons we choose single-
stage architecture in this work. 
3 .2 .2 D e s i g n M e t h o d o l o g y 
S A Modulator Design Flow 
Due to the complex nature of a S A modulator, design process is iterative hence time con-
suming [48]. The system-level design flow of a continuous-time S A modulator used in this 
work is shown in Figure 3.4. 




Initial Design Parameters 
(fs, loop order, #of bits) 





Final Design Parameters 
(fs, loop order, #of bits) 
Figure 3.4: System-level design flow of a EA modulator. 
During the design process, there are three design parameters need to be determined. 
They are sampling frequency /S ) loop filter order, and internal quantizer resolution(# of 
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bits). The transfer function of the loop filter needs to be designed once fs and loop filter 
order axe known. The design flow starts with the target specifications including desired 
signal-to-noise ratio (SNR) and signal bandwidth (BW) . Behavioral model of the mod-
ulator is then developed using hardware description language Verilog-A. With the initial 
design parameters fs, loop filter order, and # of bits, loop filter transfer function G(s) is 
designed using a method described in the following section. Simulations are conducted on 
the behavioral model in Cadence Analog-Artist design environment using Spectre simulator 
to verify the stability and performance. If the modulator is not stable and/or the target 
design specifications are not met, design parameters are updated and the loop filter is re-
designed. Stability and performance are verified again with the new design parameters and 
loop filter. The process goes on until the modulator is stable and the target performance is 
achieved. Loop filter transfer function G(s) design is the most important step in the design 
flow because not only it is the most time-consuming step but also G(s) is directly related 
to noise shaping performance and system stability [18]. Process variations of the design 
technology affect the implementation of the loop filter transfer function, which is dealt with 
in the next chapter. 
An Improved Direct Des ign M e t h o d 
There are two ways to design a CT loop filter: DT to CT mapping method [40, 49] and 
direct design method [4]. DT to CT mapping is the most commonly used design technique. 
A DT filter is first designed to meet both stability and performance requirements. Then, 
an impulse-invariant transformation is applied to find the corresponding CT filter transfer 
function. This design method takes advantage of the large existing literature regarding DT 
S A modulator design. In this work, we prefer the direct design method, in which a stable 
loop filter is directly designed in CT domain. This method speeds up the design process by 
eliminating DT to CT transformation and by analyzing stability directly in CT domain. 
The existing direct design method described in [4] gives no details on how the loop 
filter transfer function G(s) is obtained. Moreover, stability is tested in DT domain, which 
requires CT to DT transformation [50]. In this work we propose a direct design method 
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in which poles and zeros of G(s) are placed directly in s-domain to meet stability and 
performance criteria. It follows three steps. First, we place the poles of G(s) at the optimal 
position for best noise performance. Second, we find zeros with which the modulator is 
marginally stable. The last step is to find the actual zeros with which the modulator is 
stable for the desired input signal range. Detailed design process is described below followed 
by a design example. 
We define in-band gain of the loop filter G(s) as the function 'P with 
* = / \G(jw)\2duj (3.2) 
where UJB — tirfb/fs is the normalized signal bandwidth with the desired signal bandwidth 
/b and the sampling frequency of / s . G(s) can be written as 
G(S) = M i (3.3) 
where h(s) is the numerator and g(s) is the denominator of G(s). For better in-band noise 
suppression, function \& must be maximized. Since in-band gain is mainly determined by 
the denominator g(s) instead of numerator h(s) [51], we have the equation as follows 
max(f ) = m a x f / \G(ju)\2du) 
v Jo 9K3V) I ) 
ru>B 





Optimal locations of poles of the loop filter G(s) can be found for maximal in-band noise 
performance by using the above equation. 
Zeros of G(s) are determined by system stability and placed as far as stability allows [52]. 
In this work, we first present an extended s-domain stability model for a single-stage multi-
bit EA modulator with second DAC feedback loop. Added delay elements in both DAC 
feedback paths are modeled. An algorithm is presented to generate the root-locus diagram 
of the modulator with time delay elements. Using the time delay root locus, we locate the 
zeros of G(s) with which the modulator is stable. The root locus of a EA modulator is 
different from that of a linear system, for which a choice can be made to fix the closed-loop 
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system poles at a desired location on the locus. For a S A system the closed-loop poles can 
not be fixed since the variable gain k of the internal quantizer moves the poles along the 
locus [53]. Small signl stability of a S A modulator is defined as: there must be a non-empty 
range of inputs for the gain parameter k for which all the roots of the system characteristic 
equation reside in the left-hand side of the imaginary axis in the s-plane [54]. 
Figure 3.5 is the redrawn of the modulator from Figure 3.3. The corresponding s-domain 
























Figure 3.6: Corresponding stability model of the modulator in Figure 3.5. 
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The multi-bit quantizer is modeled as a variable gain k [53]. The half clock delay element 
is modeled in s-domain as e~sTs^2 and one clock delay is modeled as e~sTa. Both DAC_A 
and DAC.B are NRZ with zero-order-hold (ZOH) transfer characteristic [7]. Since sampling 
operation introduces a gain of 1/TS into the system, we combine the sampling gain and the 
DACs together to form the transfer function as follows: 
1 1 — e~sTs 
DAC{s) = (3.5) 
xs s 
The normalized characteristic equation of the modulator can be written as follows: 
1 + G(s) • k • e~s • l ~ 6 S + k • e~s/2 • 1 ~ e S = 0 (3.6) 
s s 
Due to the time delay elements, there is no closed-form solution to (3.6). A numerical 
root finding method is required. The algorithm presented here to generate the time-delay 
root locus of the modulator is based on the theorem by Krall [55, 56]. It is described as 
follows: 
1. Dividing both sides of (3.6) by fee - 2 s 
1 - G ( S ) (1 - es) + - • (e5* - e5*) (3.7) 
3 , 
ke~2s s s 
2. Substituting s — x + jy into the above equation. 
;(2y) + je2xsin(2y)\ = R e ( ^ • (1 - es) + - • (e5 s - e%s)) 
J \ s s ) 
+ Im(Q& • (1 - es) + - • (ehs - e l s ) ) (3.8) 
1 
e2xcos( 
We define a new function $ as: 
G(s) . , ^ . 1 , 1 . 3, 
$ = ^ ^ • (1 - es) + - • (e2s - e2s) (3.9) 
s s 
The equation (3.8) can be rewritten as: 
1 
k 
e2xcos(2y) + je2xsin(2y) - Jte(*) + jlm{$) (3.10) 
where i2e(#) is the real part of $ and Im($) is the imaginary part of the <&. 
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3. Taking the real and imaginary parts of (3.10) and eliminating fc. 
r • e2x • cos(2y) + j \ • e2x • sin{2y) = fie($) + jlm{$) (3.11) 
k k 
I • e2x • cos(2y) = Jte(*) 




sin(2y) Jm($ ) 
4. The point s — x + jy is on the root locus if and only if (x, y) satisfies the following 
equation: 
Re{$) • sin{2y) = 7m($) • cos{2y) (3.14) 
5. The value of fc which is corresponding to the point (x, y) on root locus can be calculated 
using 
or 
_ e2* • sin(2y) 
fc" Im{*) ( d b j 
Bisection numerical method [57] is implemented in C / C + + to find roots of (3.14). 
The root locus of the modulator can subsequently be plotted. The C / C + + program code 
developed in this work is listed in Appendix C. 
The root locus diagram gives us the zeros of G(s) with which modulator is marginally 
stable. They serve as the starting point for a design process. Further time-domain sim-
ulations are necessary to find the actual zeros with which the modulator is stable for the 
desired input signal range. 
Design Example 
A third order G(s) is used here to illustrate how loop filter transfer function is designed 
using the proposed method. The G(s) has the following form: 
_,. . s2 + r • s + r2 
G(s) = -~^ *r- (3-17) 
' s • (s2 + p2) v ' 
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where G(s) has three poles at 0 and ±jp. It also has two zeros determined by the value of 
r. The pole-zero diagram of G(s) is shown in Figure 3.7. 
. . . . 
. q ' " 
..* \ r \ 
\ 
, j y 
. . . . 
\ * JP 
1 ' 
/ 






Figure 3.7: Pole-zero diagram of loop filter G{s) in (3.17). 
To design G(s), we first calculate the optimal poles ±jp using (3.4). 
max($) = max f / \G(ju)\2du J 
ruiB 




±jp = ±j0.7745967 • wB (3.18) 
where wg = lisfojfg is the normalized signal bandwidth. We have UJB — TT/16 = 0.19634954 
wiht OSR=16. The optimal poles are then calculated as ±jp = jO.7745967-WB = ±j'0.1521. 
With the optimal G(s) poles, G(s) zeros are located by using time-delay root locus 
algorithm. Three closed-loop pole trajectories as a function of fc are plotted in Figure 3.8 
with loop filter parameters r = 0.2,0.352,0.574. Since the root locus is symmetric around 
the real axis, only the top half is shown. The outermost root locus in Figure 3.8 is for 
r = 0.574. This modulator is of no use since it is unstable for all input signals. The 
innermost pole trajectory has parameter of r = 0.2, which intersects the imaginary axis. 
The poles of this system will enter the left-hand side for moderate values of fc. This system 
can be considered stable for small signals. For r — 0.352, the root locus is tangent to the 
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Figure 3.8: Root locus of the third-order SA modulator for different values of r. 
k jy 
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Figure 3.9: Impact of the zeros of G(s) on system stability. 
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imaginary axis. This modulator is marginally stable for small signals. As can be seen, 
increasing r will decrease the system stability and decrease r will increase the stability as 
shown in Figure 3.9. The value of r , with which the root locus is tangent to the imaginary 
axis, may serve as the starting point for the design process. 
3 .2 .3 P r o p o s e d Fi f th-Order C T E A M o d u l a t o r 
In this work we employ the single-stage multi-bit architecture for the reasons discussed in 
previous section. The design target for this research is to achieve better than 70dB dynamic 
range over 25MHz signal bandwidth with very low power consumption. Table 3.3 shows 
the preliminary design specifications of this work. 












STM 7M2T 90nm CMOS 
After the architecture and design target specifications are known, system-level design 
parameters including sampling frequency (fa), loop filter order, and quantizer resolution 
( # of bits) are determined using the design flow shown in Figure 3.4. The peak SNDR is 
set to 76dB to allow 6dB margin for circuit implementation. The system is modeled using 
Verilog-A in Cadence Design Framework II ™. The final design parameters which meet 
our design target are listed in Table 3.4. 
Loop F i l t e r Transfer Function Des ign 
The improved direct design method is applied to find the optimal poles/zeros of the fifth-
order loop filter G(s), which has the general form of: 
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Table 3.4: Final Design Parameters 
Sampling Frequency fs 
Loop Filter Order 




G(s) = k • 
{s2 + r^s + r2){s2 + ^ s + r2) 
(3.19) 
5 ( S 2 + p 2 ) ( s 2 + p | ) 
Pole-zero diagram of the loop filter G{s) is shown in Figure 3.10 with S\ — arccos(i/2q\) 
and 62 — arccos(l/2q2). 
.a."' 
• ' ' s & » 
^ * JPl 
P- -11 e2> f JP2 
^ $ 




Figure 3.10: Pole-zero diagram of the loop filter G{s) in Eq. (3.19). 
Poles are placed in optimal positions so that the gain provided by the loop filter for 
in-band signals is maximized. Optimal poles can be found by maximizing the function ty. 
max($) = max ( / \G(JLj)\2du) 
min 
p\ = 0.8211619w| pi = 0.2899492w| (3.20) 
where wB = 2irfb/f8 with fb = 25MHz and fs = 80QMHz. 
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Zeros axe placed as far as stability allows. The time-delay root locus algorithm is used to 
find the zeros with which the modulator is marginally stable. Within this stability boundary, 
time-domain simulations are conducted to find the values of zeros that can accommodate the 
desired input, signal range. The final loop filter of the modulator has the transfer function 
of: 
G(s) 
a^s4 + 03s3 + a2S2 + a\s + ac, 
s(s2+p2 ) (s2+p2 ) 
_ 1.2s4 + 0.4725s3 + 0.14718375s2 + 0.02083725s + 0.00233377 
s(s2 + 0.0317)(s2 + 0.0112) ( ' 
Loop F i l t e r Topology Cons ide ra t ion 
There are two general topologies which may be used to implement the modulator with the 
G(s) of (3.21). They are known as feed-forward topology and feedback topology [58]. For 
the feed-forward topology, the weighted sum of all integrator outputs is fed forward to the 
quantizer and the Hatter's output is fed back to the first-integrator, as shown in Figure 3.11. 
For the feedback topology, only the output of the last integrator is fed to the quantizer, and 
the latter's output is fed back to the input of each integrator, as shown in Figure 3.12. We 
compare these two filter topologies in terms of overall STF, NTF, and internal NTFs, and 
internal signal swing. 
For both topologies, X(s) is the input, Y(s) is the output, and E(s) is the quantization 
noise, ni, n%, 71.3, n^, 115 are the internal nodes at each integrator's input. We have Y(s) as 
Y(s) = STF(s) • X(s) + NTF{s) • E(s) (3.22) 
and loop filter G(s) as 
ri \ - ffl4S4 + Q-3S3 + a 2 s
2 + axs + aQ ___ h(s) 
G{S)- s(s2+Pf)(s
2+pi) ~g{s) {6-26) 
where h(s) is the nominator equal to 04S 4+a3S 3+a2S 2+ais+ao and g(s) is the denominator 
equal to s(s2 +pf)(s2 +P2,) with: 
Pi = gikzh 
pl = 92hh (3.24) 
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Y(s) 
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E(s) 
Figure 3.11: Feed-forward filter topology. 
Vd, 
Figure 3.12: Feedback filter topology. 
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For feed-forward topology, the coefficients of the modulator can be derived from: 
04 = d\ki 
a3 = d2kik2 
a<2 = difci(pi +pl) + d3fcifc2fc3 
a\ = d,2kik2P2 + d^k^kski 
aa = dikip^pl + d^k^kspl + d5kik2k3k4k5 (3.25) 
Similarly, the coefficients of the feedback topology can be derived from: 
aA — d^kc, 
&3 = d^kiks 
a2 = d3k3k4k^ + d^khp\ 
a\ = d2k2kzk/sks + d^k^k^p^ 
ao = dik^ksk^ks (3.26) 
As we can see in the above equations, the roles played by gains associated with each 
integrator in determining the nominator coefficients are reversed in the two topologies. For 
example, the coefficient of 04 is given by the gain of the first integrator in feed-forward 
topology. The same coefficient is given by the gain of the last integrator in the feedback 
topology. It has been proven [31] that in the feed-forward topology, it follows k\ > fc2 > 
k$ > &4 > &5 and fci < fc2 < k3 < k± < k$ for feedback topology. As far as input-referred 
noise is concerned, the closer an integrator is to the input, the higher its gain needs to be 
to scale down the contributions of all subsequent noise sources. A feed-forward topology 
therefore has a better chance of achieving lower noise for the same power consumption. 
For feed-forward topology (Figure 3.11), NTF and STF are derived as following: 
NTF{,) = ^ 
STF^ - rfo = xdrk <3'27) 
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l + G 
(3.28) 
h(s) + g(s) 
As can be seen in (3.27) and (3.28), two topologies share the same NTF but have 
different STF. For feed-forward topology, signal transfer function has five poles and four 
zeros with, roll-off —20dB/dec near signal alias region. For feedback topology, signal transfer 
function has five poles and no zeros with — lOOdB/dec roll-off. Feedback topology therefore 













Figure 3.13: Signal transfer function of (a) feed-forward (b) feedback topology. 
The signal transfer functions for both topologies are plotted in Figure 3.13. For the 
modulator with 800MHz sampling clock rate, 25MHz alias appears at 775MHz. Figure 3.13 
shows that -14.2dB suppression on the 25MHz alias frequency in feed-forward configuration, 
whereas feedback topology provides -131dB suppression on the same alias frequency. 
Noise transfer functions at internal nodes n\, n^, n^, 714, and n 5 are denoted as JVT.Fi, 
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NTF2, NTF3, NTF4, NTF5, respectively. NTFX is the NTF for any noise added at the 
input of the first integrator; NTF2 is the NTF for any noise added at the input of the second 
integrator and so on. It is important to know the internal NTFs because they determine 
the design requirements for the integrators. 





yu T y) • fvlA-2'>'3 
NTF&) = h'^lktt^ (3-29) 






NTF5(s) = * V , , (3.30) 
h + g 
h • s 
(h + g)-h 
' ' 2 • ? \ 
(h + g) 






s(l + G(s)) 
fclfc2fc3fc4fc5 
h + g 
k2k^k^k^ • s 
hT~g 
(s2+pj) • fc3fc4fc5 
h + g 
s(s2 +p\) • k4k5 
h+~g 
fc5 
s(l + G(s)) 
The internal noise transfer functions are plotted in Figure 3.14 and Figure 3.15. Compar-
ing the two figures, it is obvious that feed-forward topology has much higher internal noise 
suppression than the feedback topology. It translates to much relaxed circuit requirements, 
which may save significant, power consumption. 
Due to the extremely low power supply voltage (1.0V) of 90nm CMOS technology, the 
internal signal swings must be kept small for the modulator not to overload. For feed-
forward topology, only the first integrator has a large feedback input. Hence it has much 
smaller internal signal swing than the feedback one. Moreover, feed-forward filter can be 
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10 25MHz 10-
Frequency (Hz) 
Figure 3.14: Internal noise transfer functions of feed-forward topology. 
10' 25MHz 10 
Frequency (Hz) 
Figure 3.15: Internal noise transfer functions of feedback topology. 
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designed to remain stable during overload [32]. While the feedback filter needs overload 
detection and reset circuit to remain stable. 

















Overload Detection and Reset 
High 
Comparison of these two filter topologies are listed in Table 3.5. Feedback topology has 
w r y strong anti-alias filtering. However, feed-forward topology has advantages of low power 
consumption and much relaxed circuit requirements. Additionally, it has lower internal 
signal swing which is well suited for nanometer CMOS implementation. Moreover, by 
careful design, a feed-forward modulator can remain stable without using any overload 
detection and reset circuit. For these reasons, we choose feed-forward filter topology in this 
work. 
The Proposed EA Modulator 
The proposed fifthorder CT £ A modulator is shown in Figure 3.16. The modulator has 
oversampling ratio of 16 with 800MHz sampling clock. The corresponding signal transfer 
function (STF) and noise transfer function (NTF) plots are shown in Figure 3.17. The gain 
of STF within 25MHz signal bandwidth varies less than 0.2dB. 
As can be seen in Figure 3.16, a second DAC (DAC_B) is looped around the quantizer 
to compensate its delay. A feed-forward path with gain of do is added to further reduce 
the internal signal swings, which allows us to scale up the integrator coefficients fci to % 
to suppress circuit noise. Half clock delay is added in front of DAC_A to absorb signal-
dependent delays. The coefficient values of the proposed modulator are listed in Table 3.6. 
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Out 
DAC A 
Figure 3.16: Proposed 5 t , l-order £ A modulator with feed-forward topology. 
10" 25MHz 
Frequency (Hz) 
Figure 3.17: STF and N'l'F of the proposed £ A modulator. 
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This chapter has examined the system-level design issues of wideband low-power continuous-
time S A modulators. Modulator architectures that have been successfully used in building 
wideband (10MHz+) CT S A modulators were compared. It was shown that single stage 
multi-bit architecture is best suited for low-power high-performance applications. A system-
level design flow along with an improved direct design method were presented which speed 
up design process. Two general filter topologies including feed-forward and feedback topolo-
gies were compared in terms of performance and power consumption. It was proven that 
feed-forward one has better power consumption and is more compatible with 90nm CMOS 
implementation. Finally, a fifth-order 4-bit CT modulator was proposed. The target of 
the modulator was set to have the highest signal bandwidth (25MHz) with lowest power 
consumption (< 20mW) and high resolution (12bit). 
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Chapter 4 
Circuit Level Design and Implementation 
This chapter describes the circuit-level design and implementation of the fifth-order CT 
£ A modulator proposed in Chapter 3. The objective of this design is to demonstrate the 
feasibility of implementing a wideband CT £ A modulator in nanometer CMOS technology 
with very low power consumption. 
The most important circuit block in this design is the loop filter. It consumes the most 
power and may degrades the overall system performance if it is not designed carefully. As 
can be seen in Figure 3.14, integrators of the loop filter have different design requirements. 
The first integrator of the loop filter has the most stringent design requirements because 
any noise and/or distortion added at this stage are not subject to noise shaping. Active-RC 
integrator is required for the first stage. Progressively relaxed circuit requirements along 
the integrator chain allow us to use different types integrators such as GTO-C instead of 
aetwe-IlC to save power without degrading the overall performance. Since the loop filter 
coefficients are implemented using the absolute value of RC, large process variation will 
cause large RC variation which subsequently degrades the system performance. On-chip 
automatic RC tuning is necessary to minimize the impact. 
Another design concern is the speed of the internal quantizer. Since the excess loop delay 
degrades the performance or even causes the system instability, minimum-sized transistors 
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are used in the flash quantizer to minimize the excess loop delay. However process mismatch 
causes large DC offset in the quantizer which has to be compensated. In this work, digital-
to-analog (DAC) trimming technique is used to calibrate the quantizer. 
The experimental modulator is implemented in a 90nm single-poly seven-metal CMOS 
technology. It operates at a clock frequency of 800MHz with a supply voltage of 1.0V. The 
input signals have full scale differential range of 0.961^,. Figure 4.1 shows the circuit dia-
gram of the modulator. The implementation of this modulator involves the circuit design of 
the loop filter with on-chip RC constant tuning, 4-bit flash quantizer with DAC trimming, 
and current-steering DACs. 
Figure 4.1: Circuit diagram of the proposed SA modulator. 
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4.1 Loop Filter 
An active-IlC integrator is chosen for the first stage of the fifth-order loop filter due to its 
high linearity and ease interface with feedback current-steering DAC. The second-, third-, 
fourth-, and fifth-stage integrators are Gm-C type for relaxed linearity requirements and to 
save power. The circuit parameters of the loop filter are listed in Table 4.1 






























4 . 1 . 1 T h e F i r s t - S t a g e I n t e g r a t o r 
The overall circuit structure of the first-stage integrator is shown in Figure 4.2. Common-
mode feedback (CMFB) circuit is required to maintain the output common-mode volt-
age. The feedback current-steering DAC_A injects differential output current to the virtual 
ground inputs of the integrator. 
C o m p e n s a t i o n for F i n i t e O p - A m p G B W 
The op-amp is a crucial component in an active-RC integrator. If we assume the op-amp 
is ideal (having infinite gain-bandwidth-product (GBW)) , the implemented integrator has 
an ideal transfer function of 
where R\C\ is the integrator time constant. However, a realizable op-amp does not have 
infinite GBW. Assuming the transfer function of a real op-amp is A{s), which can be 
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w w ^ - ^ 
T\ r ^ 
Figure 4.2: Overall circuit structure of the first-stage integrator. 
approximated [59] as 
A(s) * ^ (4.2) 
s 
where u>t is the unity GBW of the real op-amp. The actual implemented integrator has the 
transfer function of 
1 1 INT(s) = -
s • Rxd 1 + (1 + l/{sR1Ci))/A{s) 
1 1 
(4.3) 
sRiCi 1 + s/ojt 
As it can be seen in (4.3), a parasitic pole s = — iot is introduced to the integrator 
transfer function. Assuming the non-ideal op-amp has unity GBW of 800MHz, the frequency 
responses of an ideal integrator vs non-ideal integrator are plotted in Figure 4.3. From the 
magnitude response, we see that finite GBW reduces the gain of the integrator at high 
frequency. From the phase response, it is observed that non-ideal op-amp introduces extra 
phase shift, which translates to extra time delay that is added to the modulator. The 
impact of non-ideal op-amp on overall modulator performance was studied in [60]. It was 
shown that non-ideal integrators due to finite op-amp GBW not only reduce the loop filter 
passband gain but also shift the loop filter poles away from their optimal locations. As a 
result, noise shaping ability of the S A modulator is reduced significantly. 
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Figure 4,3: Frequency response of (a) ideal (b) non-ideal active-RC integrator. 
To remedy the problem and design a better integrator, we create a zero at s = — wt to 
cancel the parasitic pole at s = —ujf The compensation resistors r are employed as shown 
in Figure 4.2. This gives 
Vo 1 + srC 1 
INT{s) = 
Vi sRiCi l + 8/ut + (l + srCi)/(wtRiCi) 
1 1 + srCi 
(4.4) 
s t f i d 1 + l/iutRiCx) + s(l + r/Ri)/ut 
This expression shows that pole-zero cancellation occurs when the compensation resistor is 
1 
LOtCl 
which results in : 





Thus a better active-RC integrator is achieved through small resistors r in series with the 
integrating capacitor C\. 
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O p - A m p Design 
The integrator following the first-stage is Gm-C type, which has extremely high input 
impedance. Hence the amplifier of the first-stage integrator does not need to drive a pure 









Figure 4.4: (a) Telescopic-cascode and (b) folded-cascode single-stage op-amp. 
There are two types of single-stage amplifiers, including telescopic-cascode topology and 
folded-cascode topology [61], as shown in Figure 4.4. The telescopic one has two current 
branches, whereas folded one has four current branches. Compared to the telescopic one, 
the folded one consumes twice as much power. However, for the folded one, the input and 
output common-mode levels are decoupled from one another and can be set independently. 
Moreover, the folded amplifier uses less voltage headroom and hence has larger output signal 
swing, which outweighs its drawbacks especially in the low voltage implementation such as 
nanometer CMOS. For these reasons the folded-cascode topology is used in this work. 
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The fully differential folded-cascode operational amplifier for the first-stage integrator 
is shown in Figure 4.5. For a single-stage amplifier in 90nm CMOS technology, the DC gain 
can hardly exceed 40dB. To achieve over 60dB gain, two gain-boosting auxiliary amplifiers 
Al and A2 are used to increase the gain without compromising signal swing and GBW of 
the original amplifier [61, 62]. These boosting amplifiers Al and A2 are also fully differential 
and have folded-cascode configuration. The difference of these two is the transistor type of 
a differential input pair. Al has N-type and A2 has P-type input stage as shown in Figure 
4.6 and Figure 4.7. An additional transistor Ms is used to set the common mode voltages 
r™ AI n„A /to 
The common-mode feedback (CMFB) circuit is required for the fully differential folded-
cascode main amplifier to set up the common mode output voltage. The CMFB schematic 
is shown in Figure 4.8. The two differential pairs M3-M4 and M5-M6 sense the amplifier 
output common-mode voltages, compare them with the desired output common-mode volt-
age Van-, and generate the proper control voltage V .̂m/{,. When the common mode output 
voltage of the amplifier is too high, the control voltage Vcm/b goes up. Then, it brings up 
the gate voltage of M\\ and Myi decreasing the common mode output voltage back to the 
required Vcm- Vcm is set to be 0.5 V in this design. The CMFB circuit has DC gain of 3dB, 
142 MHz unity gain bandwidth with better than 60 degrees of phase margin, which ensures 
a stable common-mode output voltage. The CMFB circuits for the remaining integrators 
axe similar to that of the first stage. They control NMOS current sources instead of PMOS 
current source for better phase margin. 
The simulation results show that the gain-enhanced folded-cascode op-amp (Figure 4.5) 
achieves a DC gain of 78.8 dB, a phase margin of 52.6°, an unity-gain bandwidth of 745 
MHz with load of C\ — 2.17pF on each output. Simulation results are shown in Figure 4.9. 
Ci rcu i t Noise Cons ide ra t ion 
The first stage of the loop filter has the most stringent noise requirement because the 
noise is directly added to the signal without any attenuation. The design of this stage is 
mainly concerned with noise requirements instead of power consumption. There are two 
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Figure 4.5: The gain-boosted folded-cascode op-amp for the first-stage integrator. 
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Figure 4.7: N-type gain-boosting auxiliary amplifier A2. 
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Figure 4.9: Simulated frequency response of the folded-cascode op-amp with 2.17pF load on each 
output. 
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Noise Spectral Density 
Vn=6.52nV/jHz 
Total in-band noise power is -80dB below full scale input. 
Figure 4.10: Simulated noise spectral density of the first-stage integrator. 
noise sources at this stage including input resistors Ri and the operational amplifier. The 
in-band noise generated by the two input resistors R\ is: 
v2Ri = SkTRx (V
2/Hz) (4.7) 
where fc is Boltzmann's constant with a value of 1.38 x 10~23 J/K, T is the absolute tem-
perature. In this design we chose R\ = 4800. 
In the amplifier shown in Figure 4.5, the differential input-referred thermal noise is given 
by 
T n o -4- n n -4- n -11 
•-) {V2/Hz) <,thermal^
&kT-y—(l + 
9m3 + 9m9 + 9m\\ N ,yi 
9m\ 9ml 
(4.8) 
where 7 is thermal noise coefficient, and gm\, gmz, gm§, gmii are the transconductances of 
transistors Ml , M3, M9, and M i l , respectively. 
The input-referred nicker noise of the amplifier can be expressed as 
-5, . . ( KN , gma KN , gL9 KP 




 Cox -m^» {v2,Hz) (4.9) 
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d,32&(VF<"/outr'')/VP("/rtei28")) 
R,Ci = 1.0416ns 
Unity-gain frequency = 152.8MHz 
Corresponding to k y= 1.2 
ptiaseDegUnwrappea(VF("/out1")/VF("/net28")) 
Phase shift = 90 deg. 
Figure 4.11: Simulated frequency response of the first-stage integrator. 
where KN and Kp are the flicker noise coefficient of NMOS and PMOS transistors. It 
is clear that gm\ should be maximized and gm^, gmg, gm\\ minimized to reduce the noise 
contribution from input transistor Ml and current source transistors M3, M9, and M i l . 
Based on simulations, the input-referred noise (thermal and nicker) spectral density of 
the first integrator is 6.52nV/\/Hz, —SOdB lower than the full scale input signal power. 
Simulated noise spectral density of the first-stage integrator is shown in Figure 4.10. The 
simulated frequency response of the first-stage integrator is shown in Figure 4.11. 
Bias Ci rcu i t 
The bias circuit for the main and auxiliary amplifiers is shown in Fig.4.12. The transistors 
in the amplifiers are biased so that their drain-source voltage is greater than their gate-
source overdrive voltage to insure that the transistors operate in the saturation region and 
thus maintaining a high output resistance. Low-voltage cascode current mirrors are used 
to bias the gates of the NMOS and PMOS current source M3-M4 and M9-M10 to 0.36V 
and 0.66V respectively. The cascode transistor M5-M6 and M7-M8 are biased to 0.53V and 
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Figure 4.12: Bias circuit for integrators. 
0.46V. This is a compromise that ensures the transistors remaining in saturation region 
during normal operation while allowing for a relatively large output signal swing. In order 
to reduce layout complexity, but at the expense of increased power dissipation, this loop 
filter contains five independent biasing circuits, one for each integrator. 
4.1.2 The Second- to Fifth-Stage Integrators 
The following four stages are implemented using Gm-C integrators for fast operation and 
power saving. The overall circuit structure of the Gm-C integrators is shown in Figure 4.13. 
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Figure 4.13: Circuit structure of a Gm-C integrator. 




where fej is the desired gain of the integrator, Ts is the modulator sampling clock rate, Gm 
is the transconductance of the operational transconductance amplifier (OTA), and C2 is the 
integration capacitor. The required Gm is calculated using 
Ki 
G„ •C2 (4.11) 
The linearity and noise requirements on these integrators are progressively relaxed along 
the integrator chain. The noise transfer functions of the internal nodes are redrawn here 
in Figure 4.14. Any noise added at second integrator is suppressed by the noise transfer 
function NTF2, and noise added at the third stage is suppressed by NTF3, and so on. As 
can be seen in Figure 4.14, noise and nonlinearity of the second stage are only suppressed 
with the first^stage gain by around 16dB at 25MHz. Care should be taken to ensure that 
the second-stage integrator does not degrade the performance of the overall modulator. 
Due to the open-loop operation, harmonic distortion becomes the dominant noise source 
in Gm-C integrators. Therefore, the main design concern is to improve the linearity of the 
integrators. The schematic of the second-stage Gm-C integrator is shown in Figure 4.15. 
For good linearity, a gain boosted folded-cascode OTA with resistive source degeneration is 
adopted. PMOS transistors are used at input for less body modulation effect. 
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Figure 4.14: Internal noise transfer functions of the proposed EA modulator. 
To further improve the linearity, two input driving amplifiers Aoi and A$i are connected 
at the inputs. The transconductance of the OTA can be expressed as [63] 
Gn (4.12) 
1 + A • gml • Rs 
where A is the gain of the input driving amplifiers Aoi and AQ2, <?™I is the transconductance 
of the input transistors Ml and M2, Rs is the source degeneration resistor. And the third-
order harmonic distortion HD% of the circuit can be expressed as [64]: 
N 2 
HDz 32 Vl + A- gmlRs) \VGS-Vth) 
(4.13) 
where (VGS ~ Vth) i s the overdrive voltage of Ml and M2, Uj is the differential input voltage 
as shown in Fig. 4.15. In this work, the gain of Ani and A02 is made large enough to 
significantly suppress distortion. The simulated frequency response of the second integrator 
is shown in Figure 4.16. 
The third- to fifth- integrators have the same circuit structure as the second one. Due 
to the different transconductance requirements, lower bias currents and larger source de-
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Figure 4.15: Schematic of the second-stage Gm-C integrator. 
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5 g - : o320<VFr/ouir
,) /VFC'/net24")) 
C2/Gm2= 2.083ns 
Unity-gain frequency = 76.4MHz 
Corresponding to k 2= 0.6 
ptioseDegUnwropped(VF("/out1")/VF("/net2.*")) 
Phase shift = 90 deg. 
Figure 4.16: Simulated frequency response of the second-stage integrator. 
generation resistors are used, in these integrators. Circuit parameters of the five integrators 
of Figure ?? are listed in the following table. 
r 
1st Integ. 
2 n d Integ. 
3 r d Integ. 
4th Integ. 
5th Integ. 
Iable 4.2: Summary of Circuit Parameters of Integrators 
R 
Rx = 480ft 
Rsi = 4.3/cO 
Rs2 = 9.2fcf2 
Rs2 = 19.4fcft 
Rs2 = 52.5fcfi 
Gm 
N/A 
Gm2 = 480/iS 
Gm3 = 240/zS' 
GmA — 128/X<S 
Gm5 = MiiS 
C 
Ci=2.17pF 
C 2 = l p F 
C 2 = l p F 
C 2 = l p F 
C 2 = l p F 
Ibias per branch 
1mA 
3 5 0 M 
150/xA 
150M 
7 5 M 
4 .1 .3 L o c a l F e e d b a c k P a t h s 
Local gm feedback paths (<?i and g2 in Fig. 3.16) shift the poles of the loop filter to the 
optimal position. The circuit structure used to implement g\ and g2 is similar to the OTA 
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of the second-stage integrator. The transconductance of the two OTAs including Gm_g\ and 




• C2 • gi 
(4.14) 
(4.15) 
where k% and A;4 are the gain of the second- and fourth-stage integrator, C2 is the integrator 
capacitor. g\ and g2 are the desired local feedback gain. The first local feedback path 
forming a loop filter pole and its implementation is shown in Figure 4.17. 
~*t- sT. ±1 sT. 
Figure 4.17: Local feedback path g\ and its gm implementation. 
4.1.4 Feed-forward Paths and Current Summation 
The current summation schematic is shown in Figure 4.18. The six transconductor gain 
stages convert the modulator input and five integrator outputs from voltage to current. 
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Again, input driving amplifiers Aoi and A02 are used to improve the linearity of the gain 
stages. Currents from different branches together with the current generated by DAC_B 
are summed at nodes A and B and then converted back to voltage through two pull-up 
resistors RL, which drive the 4-bit internal flash quantizer. In this design RL is chosen 
to be 3kQ. A gain-boosting amplifier (Al in Figure 4.18) is used to increase the output 
impedance of the summation circuit. 
Figure 4.18: Transconductor current summation schematic. 
The required transconductance for each feed-forward path is calculated using the fol-
lowing equation: 
GmM = %- (4.16) 
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where % — 0,1.. , 5, di is the required gain in i feed-forward path, and RL is the pull-up 
resistor. 
4.1.5 RC Time Constant Automatic Tuning 
Large process variations in CMOS technology can result in large RC time constant un-
certainty, which seriously degrades the system performance [32]. In this 90nm CMOS 
technology, measured data of p + poly non-silicided resistance varies ±13.6% of its nomi-
nal value and metal-diaelectric-metal (MIM) capacitance varies ±15% of its nominal value, 
which result in RC product variation —26.6% to +30.7% of its nominal value [65]. However, 
simulation results reveal that the proposed modulator can only tolerate ± 5 % time constant 
variation to have less than 1.5dB SNDR variation. On-chip automatic RC tuning circuit is 
necessary. 
In this design, a master-slave capacitor array tuning scheme is used to adjust the time 
constants [66]. Each integration capacitor in the loop filter is realized as a tunable capacitor 
with a 4-bit binary-weighted capacitor array as shown in Figure 4.19. The capacitor array 
is digitally controlled by a master RC tuning block. The maximum available capacitance 
in the array is 
Cmax = CBase + 15CLSB (4-17) 
The minimum available capacitance is 
(--min = WJase (4-18) 
Tuning accuracy is 
CBase + TCLSB 
Csase and CLSB are chosen so that Csase+^CLSB equals the nominal value of the integration 
capacitor with tuning accuracy of ±5%. The achieved tuning range of the array is —35% 
to +40% which is sufficient for our design. 
The digital switching code is provided by a master tuning block as shown in Figure 4.20. 
It has replicas of R and C used in the to-be-tuned-integrators. Vref\ is external reference 
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Figure 4.19: Tunable capacitor with a 4-bit binary-weighted capacitor array. 
Vr refl 
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Figure 4.20: Simplified schematic of master RC tuning block. 
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voltage. High gain amplifier Al keeps Vs equal to VTej\. The output voltage V0 can be 
calculated using equation: 
V0 = VM-^r
M (4.20) 
where A t is the integration period controlled by clock signal Clkint. Vref2 is set to be the 
value when the product of Rref • Csank equals the desired value. V0 is compared to Vrej2-
If V0 is smaller than Vref2, switching code increments until V0 drops below Vre/2- If V0 
is bigger than Vref2, switching code decrements until V0 rises above Vref2- After tuning 
procedure is done, the tuning circuitry is disabled to save power. 
4.2 Internal 4-bit Quantizer with DAC Trimming 
The Hock diagram of the 4-bit internal flash quantizer is shown in Figure 4.21. Signal in and 
inb is the differential input to the quantizer, which has 15 digital outputs QQ, Q\, ...Q14. The 
quantizer consists of a resistor-based voltage reference ladder and fifteen identical clocked 
comparators. The resistor-based reference ladder has DC current of 200/^A Vref+ is set 
0.26V and F r e / _ is 0.74V with total 480mV voltage swing. The resistor r is chosen as 150f2 
so that the reference ladder has 30mV voltage increment. 
As can be seen in Figure 4.21, each clocked comparator is composed of a preamplifier, 
a regenerative latch and a SR flip-flop. The block diagram, schematic, and transistor 
sizes of the preamplifier are shown in Figure 4.22. Preamplifier samples and amplifies the 
difference between the differential input signal and the differential reference voltage. A 
correct differential output is then generated and fed to the following regenerative latch. 
The input transistor pairs M2, M3, M4, and M5 of the preamplifier have the smallest sizes 
allowed by the technology to minimize the delay of the comparator. A cross-coupled load 
is used to form a strong positive feedback for fast operation. A reset signal is utilized to 
short the differential outputs after comparison phase for fast overdrive voltage recovery. 
The schematic and transistor sizes of the regenerative latch and SR flip-flop are shown in 
Figure 4.23. The timing diagram of the clocked comparator is shown in Figure 4.24. When 
reset signal goes low, preamplifier samples and amplifies the voltage difference between the 
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Figure 4.21: Block diagram of the internal 4-bit flash quantizer. 
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Figure 4.22: (a) Block digram and (b) schematic of the preamplifier. 
input and the reference voltage. Shortly after it, Signal elk and signal sw are going low, 
output of the preamplifier is connected to the latch for regeneration. Signal sw goes high 
to disconnect the preamplifier before the output of the latch reaches full rail voltage to 
reduce kickback noise. When reset signal goes high, the preamplifier is shorted together at 
its output. Since the output of the latch maintains the final voltage less than half a clock 
period, the SR flip-flop is used to convert it to rail-to-rail value and sustain it for a full 
clock period. 
Since minimum-sized input transistors are used in the preamplifiers for low latency, 
calibration is necessary to compensate the input device offsets. In this design a DAC 
trimming technique is used to correct offset error [67]. Monte Carlo simulation results show 
that the input-referred offset of the comparator has a standard deviation of 0.87LSB before 
calibration. A 8-level differential DAC-trim cell is designed with trimming accuracy of 
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Figure 4.23: (a) Block diagram and (b) schematic of regenerative latch and SR flip-flop. 
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reset 
sampling reset preamp. sampling 
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regen. latched regen. r 
1.25ns 
• * ! 
Figure 4.24: Timing diagram of the clocked comparator. 
0.25LSB and trimming clock of 25MHz. The simplified circuit diagram of the cell is shown 
in Figure 4.25. 
Timing diagram for the trimming process is shown in Figure 4.26. When Trim signal 
goes high, system enters trimming mode. Loop filter is disconnected from the quantizer. 
Both input and reference voltages to the preamplifier are connected to common mode voltage 
so that the digital output of the comparator is determined only by its offset. The trimming 
current Ijrim generated by the D AC-trim cell is initially completely steered in one direction 
to generate an initial offset, The current is then incremented in 1-LSB DAC-trim steps in 
the other direction until the comparator output toggles. Since Ijtrim search is based on 
the comparator's digital output, this corrects the combined offsets of both preamplifier 
and regenerative latch. The process takes less than 1/is to complete and is simultaneously 
conducted on all 15 comparators at start-up. 
The output of the quantizer is a 15-bit thermometer code. A fast encoder is needed to 
convert it to 4-bit binary code. In this work a fat tree TC-to-BC encoder is used because it 
can operate at very high speed [68]. The block diagram of the encoder is shown in Figure 
4.27. The logic implementation of the encoder is shown in Figure 4.28. 
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Figure 4.26: Timing digram for DAC trimming process. 
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Figure 4.27: Block digram of the two-stage fat tree TC-to-BC encoder. 
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Figure 4.28: Logic implementation of the TC-to-BC encoder. 
4.3 Feedback Current-Steering DACs 
Two current-steering NRZ DACs axe used in the system. DAC_A converts the digital output 
of the quantizer to analog signal and feeds it back to the input of the loop filter, as depicted 
in Figure 4.29. Transistors M6i and M§2 are employed to generate a differential current 
output. Noise and linearity requirements on DAC_A have to exceed the overall performance 
of the modulator. D A C A is designed to achieve 12-bit linearity. For a sufficient yield, the 
required current matching accuracy can be calculated using the formula given by Bosch et 
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Figure 4.29: Schematic of DAC-A current cells and their interface to the loop filter. 
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where A@ and Ayt are the technology constants, W, L, and (VQS — Vth) are the width, 
length, and overdrive voltage of -Mi^.^57. In this design, the current source transistors have 
large overdrive voltages to guarantee the required current matching accuracy. 
All the current source transistors are cascoded to increase the output impedance. Cur-
rent switch transistors M^A, ^7,8 — -^59,60 are always operate in saturation region to 
provide an additional level of cascoding to further improve output impedance. The lower 








Figure 4.30: High-crossing low-swing switch driver. 
bound of DAC_A current ID AC .A for sufficient low noise can be estimated using the equation 
described in [32]. 
IDAC — 
32fcT7 • SNRDAc • A / (4.23) 
(VGS - Vth) 
where (VGS — Vth) is the overdrive voltage of the NMOS current source transistor, A / 
is the signal bandwidth, and SNRDAC is the required SNR for DAC_A. In this design 
IDACA — IrnA is used. To prevent clock feed-through and charge injection through switch 
transistors, high-crossing low-swing switch drivers [32, 71], shown in Figure 4.30, are used 
to drive the current switches M34, M73 ... Msg^o-
The DAC_B is used to compensate the quantizer delay. Requirements on noise and 
linearity are much relaxed due to the large noise suppression by the gain of the integrators. 
For easy interface with current summation circuit, PMOS current cells are used instead of 
NMOS cells. The schematic of DAC_B is shown in Figure 4.31. Its interface to the current 
summation circuit is also shown. To reduce the clock feed-through and prevent two current 
switches from turning off at the same time, low-crossing low-swing switch drivers are used 
to drive its current switches as shown in Figure 4.32. 
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Figure 4.31: Schematic of DACJ3 and its interface to the current summation. 
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Figure 4.32: Low-crossing low-swing switch driver. 
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4.4 Summary 
The implementation of the proposed wideband low-power continuous-time S A modulator 
was described in this chapter. A fully differential fifth-order loop filter that implements 
the desired transfer function has been designed. It is known that the first integrator in 
the loop filter has the most stringent performance requirements and care has been taken to 
ensure it will not degrade the overall performance. The following four integrators chosen 
as Gm-C type to save power. Due to its open loop operation, harmonic distortion becomes 
the dominant noise source. Several design techniques are adopted to increase its linearity 
including using resistive source degeneration, gain boosting auxiliary amplifiers, and two 
input driving amplifiers. An automatic on-chip RC tuning is design to compensate large 
process variation. 
Additional circuits in the prototype described in this chapter include a 4-bit internal 
quantizer, two current-steering DACs. The design focus on the quantizer is to reduce its 
latency so that the excess loop delay is minimized for better performance and stability. 
DAC trimming technique is used to compensate the process variation in the quantizer. 
For feedback current-steering DACs, design emphasis is the current cell matching on the 





A prototype of the continuous-time S A modulator proposed in the previous chapters has 
been realized in a 90nm one-poly seven-metal CMOS technology process through CMC 
Microsystems (http://www.cmc.ca). This chapter describes the layout design, test setup 
, and the performance of the modulator in the context of some state-of-the-art wideband 
(10MHz+) modulators. 
5.1 Layout Design 
The chip die photo is shown in Figure 5.1 with a die area of 0.5 x 0.5mm2, excluding the 
pads. 44-pin CQFP package is used with total chip area of 1 x 1mm2 . 
The continuous-time S A modulator is essentially a mixed-signal system. It contains 
pure analog blocks such as the fifth-order loop filter. It includes mixed-signal blocks such 
as the 4-bit internal quantizer and two current-steering DACs. It also has purely digital 
block such as TC-to-BC encoder. To achieve high resolution and linearity, care must be 
taken in the layout design to reduce the effects of mismatch, parasitics, and digital noise 
coupling to analog blocks [72, 73]. 
The main consideration in the chip floor plan is to minimize the noise coupling from 
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Figure 5.1: Chip die photo. 
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digital blocks to analog blocks. The most sensitive analog blocks, such as the first-stage 
integrator, are placed far away from the internal quantizer and the TC-to-BC encoder. 
Input analog signals enter the chip at the left bottom corner of the die, whereas digital 
outputs and clock signal are at the far right top corner. To further isolate the noise from 
the digital blocks, several approaches are considered. 
• The analog circuits and digital circuits are powered by separate supplies named as 
AVDD and DVDD, respectively. The use of of separate supplies decouples the analog 
circuitry from the switching noise caused by large dynamic currents drawn from the 
digital supply. 
• Guard rings are placed around the analog circuits to shield noise generated by digital 
circuits. 
• Clock signals are drawn using a top metal layer to prevent interference from clock 
signal to analog circuitry. 
• Coaxial type of wire is used to sensitive line and high frequency line such as input 
signals and clock signals. 
Several other commonly used layout techniques have been employed to reduce mismatch 
and parasitics. Common-centroid technique is applied to all the input differential transistor 
pairs to reduce the effect of thermal and process linear gradients. Inter-digitation for all 
the transistors is used to minimize parasitics. Mirror symmetry is followed in the layout to 
reject common-mode interferences such as those from the power supplies and the substrate. 
In DAC_A as shown in Figure 5.2, current cells are encased within a ring of dummy cells to 
protect them from over-etching on all four sides. These dummy cells are the current cells 
with the same dimension as the non-dummy current cells. 
5.2 Test Setup 
Figure 5.3 illustrates the configuration of the test equipments used to evaluate the perfor-
mance of the prototype chip. The differential sinusoidal input signals are produced by the 
90 
5. EXPERIMENTAL RESULTS 
* J 
*r1 









Figure 5.2: Dummy cells are used in DAC.A. 
function arbitrary generator (Agilent 81150A). Keithley 6220 precision current sources pro-
vide external reference current to the bias circuits. Voltage supply and regulated reference 
voltages to the chip are provided by Keithley 2602 system source meter. The pulse pat-
tern generator Agilent 81134A is used to provide low jitter clock signal for the modulator. 
The modulator digital outputs are captured by the digital oscilloscope (Agilent infiniium 
54832D) and exported to a workstation. The F F T analysis of the output data is then 
performed in MATLAB. 
Precision Current Source 















Figure 5.3: Experimental test setup. 
91 
5. EXPERIMENTAL RESULTS 
5.3 Performance Evaluation and Comparison 
The chip has been tested with a clock frequency of 800MHz. The output spectrum plots 
for -4.1dBFS (0.6V^,) 5MHz and 21MHz input signals are shown in Figure 5.4 and Figure 
5.5, respectively. The full scale input amplitude (OdBFS) is 0.96V^p. SNDR for both inputs 
is 70dB. No performance degradation has been observed with the increase in input signal 
frequency. 
The modulator is also tested with a 5MHz input signal of varying amplitude. Since 
..the signal bandwidth is 25MHz, up to 5th order harmonics can be observed in the output 
spectrum. The SNDR versus input signal power level is plotted in Figure 5.6. The achieved 
DR is 75dB (12.2bits), where DR is denned as the difference between the two input levels 








Figure 5.4: Power spectrum density (12800-point FFT) for a 5MHz -4.1dBFS input signal. 
The overall performance of the modulator is summarized in Table 5.1. It achieves 75dB 
DR, 70dB SNDR over 25MHz signal bandwidth with oversampling ratio of 16. It dissipates 
16.4mW from a 1.0-V supply. 
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Figure 5.5: Power spectrum density (12800-point FFT) for a 21MHz -4.1dBFS input signal. 
Q 
-80 -70 -60 -50 -40 -30 -20 -10 
Input Singal Level (dBFS) 
Figure 5.6: SNDR versus input signal power level for a 5MHz signal. Peak SNDR is 70dB. Dynamic 
range is 75dB. ' . 
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Figure 5.7: Performance comparison of state-of-the-art wideband (10MHz+) CT EA ADCs 
To evaluate the performance of the modulator in the context of some state-of-the-art 
wideband (10MHz+) modulators, figure of merit (FOM) [14] is used with definition of 
P 
FOM (5.1) 
2 h - 2 / B 
where P is overall power consumption, b is overall modulator resolution, and fs is the 
input signal bandwidth. The smaller the FOM value is, the better the overall performance 
is. Table 5.2 lists the performance of recent published wideband (lOMHz-f) continuous-time 
SA modulators. The entries in the table are sorted in order of signal bandwidth. A plot of 
FOM vs supply voltage is shown in Figure 5.7. As can be seen in Table 5.2 and Figure 5.7, 
this work is among the most improved published to date. It uses the lowest supply voltage. 
It has the highest input signal bandwidth while dissipating the lowest power among the 
bandwidths exceeding 15MHz. 
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5.4 Summary 
The physical implementation of the proposed fifth-order continuous-time EA modulator 
was described in this chapter. The floor plan of the prototype chip was carefully chosen to 
minimize the noise coupling from the digital blocks to the sensitive analog blocks. Some 
commonly-used layout techniques were adopted to reduce mismatch and parasitics. Experi-
mental results showed that the proposed system achieved a DR of 75dB and SNDR of 70dB 
over 25MHz input signal bandwidth with 16.4mW power dissipation. The performance is 




In this chapter, we summarize some key research contributions and results, and provide 
some recommendations for future work. There were two general thrusts of this research: 1) 
Design issues of wideband EA modulators at system, architecture, and circuit level were 
explored with particular emphasis on minimizing the power dissipation. 2) Techniques for 
implementing the proposed system in nanometer technology such as 90nm CMOS with 
very low supply voltage were investigated. Large process variations in nanometer CMOS 
technology affect the modulator performance dramatically. Measures including on-chip RC 
automatic tuning and DAC trimming were taken to minimizing the performance degradation 
caused by the process variations. 
6.1 Key Research Contributions and Results 
This research focuses on the design of a wideband low-power continuous-time £ A mod-
ulator implemented in 90nm CMOS technology with very low power consumption, which 
has many applications including medical imaging and wireless receivers. The key research 
contributions and results are summarized below: 
• An improved design method has been developed to speed up the design process for 
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CT EA ADCs by eliminating the transformation between DT and CT. The algorithm 
for generating time-delay root locus can be easily adapted for any system with delay 
elements. 
• The comprehensive study on wideband low-power low-voltage CT E A ADCs at system 
and architecture level can serve as the starting point for future research to further 
push performance limits. 
• The research results at circuit level are especially useful for any high-speed low-power 
analog/mixed signal circuit design using nanometer CMOS technology. 
• The prototype chip is the implementation of the proposed CT EA ADC. It uses the 
lowest supply voltage. It has the highest signal bandwidth while dissipating the lowest 
power among the bandwidths exceeding 15MHz. 
• The proposed system is the first wideband CT EA ADC that has been implemented 
in nanometer CMOS. It has demonstrated the feasibility of realizing a EA ADC in 
nanometer CMOS with low power consumption. 
6.2 Recommended Future Work 
6.2.1 Designing CT EA ADC Less Sensitive to Clock Ji t ter 
To design CT EA ADC modulators for even wider bandwidths with high resolution requires 
even higher clock sampling rate. Clock frequencies will reach GHz range and hence the clock 
jitter issue becomes more critical. Some non-rectangular DAC shapes such as an sine-shaped 
DAC might be worth exploring to reduce clock jitter sensitivity. 
6.2.2 Further Reducing Power Consumption 
Various design strategies can be adopted to further lower the power consumption. For 
example, more aggressive power scaling can be done based on circuit level simulation to 
further reduce the power consumption along the integrator chain; The multi-bit quantizer 
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does not have to be flash ADC; Implementing the system in an even smaller technology 
with lower power supply and shorter channel length will also help to reduce the power 
consumption in digital blocks. 
6.2.3 Reconfigurable CT EA ADC for Multi-Standard Wireless Applica-
tions 
The diversity in wireless communication standards requires receivers to have multi-mode 
operation capability. Reconfigurable continuous-time £ A modulators for A/D converters 
for multi-mode wireless communication applications is a interesting research topic. 
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Decimation Filter Design 
The output of a E A modulator contains the input signal together with its out-of-band 
components, modulation noise, circuit noise an interference. A decimation digital filter is 
required to attenuate all of the out-of-band components of the signal and re-sample it at 
the Nyquist rate without insert significant noise penalty because of aliasing. A example of 
a decimation filter is given in this appendix. It consists of two stages. The filter in the first 
stage of decimation process is designed primarily to remove modulation noise, because that 
noise dominates at high frequency. Out-of-band components of the signal that dominate 
at lower frequency are attenuated by the abrupt low-pass filter in the second stage of the 
decimation process as shown in Figure A.l. Our example of the decimation filter has the 






















Figure A.l: Decimating the output of a £A modulator in two stages, from 800MHz to 200MHz 
and then to 100MHz. 
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Figure A.2: Filter architecture for decimation. 
As can be seen in Figure A.2, a siru^ filter is chosen as the first stage decimator because 
it does not require the use of digital multipliers [74]. The transfer function of the sinck 
decimation filter has the general form of 
H^=(h-y^ 






/ sinc(uM/2) \ 
(A.1) 
(A.2) 
svn{uj/'l) J \ sinc(w/2) J 
where M is the decimation ratio and u> — 2irf /fs. For optimum decimating result, k is 
chosen as L + l with £ A modulator loop filter order of L [18]. 
In our example, we have intermediate sampling frequency of / s / 4 — 200MHz with 






The implementation of the above filter is shown in Figure A.3. And the corresponding 
frequency response is shown in Figure A.4. 
For second stage decimation, a half-band filter is used, which is characterized by the 
constraints that its passband and stopband ripples are the same (5P = Ss) and the cutoff 
frequencies are symmetrical around TT/2. It uses one-fourth of multiplications needed for 
arbitrary FIR filter. The filter transfer function is: 
K " 
H(z)=z~K- h{0)+^2h{n)(zn + z~n) (A,4) 
n = l 
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Figure A.4: Frequency response of the first stage sinck decimator. 
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where K == ̂ 5 ^ . N is the required filter order, which can be calculated using kaiser window 





N-l where n = 0 ,1 , . . . , ^ r ^ - The required frequency response of the our half-band filter is shown 
in the Figure A.5. 
25M 50M 75M 100M 
* \ f(Hz) 
Figure A.5': Required frequency response of the half-band low-pass filter. 
The example of a half-band filter with the order of 15 has the following transfer function: 
H{z) == z-7[h{0) + J2Hn){z-n + zn)} 
, . n=l 
= h(7){l + z~u) + h{b)(z-2 + z-12) . 
+h(3)(«" 4 + z~w) + h{l)(z~6 + z~s) + h(0)z'7 (A.6) 
Half-band filter can be efficiently implemented with a poly-phase direct-form filter [75]. 
The realization of the above half-band filter with decimation ratio of M=2 is shown in 
Figure A.6. The pseudo code of the implementation is shown below: 
7o°/.% beginning of t h e code °/X/. 
% n f t i s t h e d a t a l e n g t h of i npu t x(n) 
for n = 0 : ( n f t / 2 - 1 ) 
x0(n)=x(2*n) 
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Figure A.6: Poly-phase direct-form implementation of a N=15 M = 2 half-band filter. 
end 
f o r n = l : n f t / 2 
x l ( n ) = x ( 2 * n - l ) 
end 
f o r k = 0 : ( n f t / 2 - l ) 
y ( k ) = h ( 7 ) [ x 0 ( k ) + x 0 ( k - l ) ] + h ( 5 ) [ x 0 ( k - l ) + x 0 ( k - 6 ) ] 
+ h ( 3 ) [ x 0 ( k - 2 ) + x 0 ( k - 5 ) ] + h ( l ) [ x 0 ( k - 3 ) + x 0 ( k - 4 ) ] + h ( 0 ) x l ( k - 3 ) 
end 
"/.*/.'/.•/. end of t h e code •/,'/.% 
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Appendix B 
Power Spectrum Estimation 
This appendix shows the steps that are used to estimate SNDR of the output of the proposed 
SA modulator. 
• N - Length of data and length of FFT. 
• K - Number of sets for averaging periodograms. 
1. Step One: Apply Hann window to the output signal. 
yw{n) •= y(n)w(n) 
V{n) • ^ 
(2-nn 
1 — cos 
V N 
where n — 0,1,2, .:.JV — 1, y(n) is the modulator output signal, and w(n) is the 
(B.l) 
Hann window function. 
2. Step Two: FFT the stream yw(n). 
' Yw(k) = Y, yw{n)e-^
kn'N . . . . (B.2) 
N-l 
n=0 
where k = 0,1,2, ...,N-1. 
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3. Step Three: Calculate periodogram of Yw{k) for fc.= 0,1,2, .-..JV/2. 
1 N 
P(k)_='±[\Yw{k)\
2 + \Y(N-k)?}k = l,...{-
nf) -.- ">4)i> 
4. Step Four: Take another K-l sets of data, each is N long, repeat Step One to Step 




5. Step Five: Calculate the SNDR in certain frequency range. 
The following is the Matlab code used in this work to estimate SNDR of the output of the 
proposed S A modulator. 
'/.Matlab code t o e s t i m a t e SNDR 
'/.using periodogram t o e s t i m a t e power spectrum and SNR of t h e s i g n a l y(n) 
'/.input: s i g n a l y , d a t a l e n g t h n f f t (choose t h e one t h a t i s t o t h e power of 2) 
'/.sampling frequency f s ; ou tpu t : p l o t PSD 
'/.and output SNDR of t h e y(n) . 
load matlab_DAC_C.mat 
fs=4000e6; 
nfft=2,0000; 7, f o r 5u second 
K=l; °/.K success ive s e t s of d a t a (each s e t i s n f f t long) 
y0=[] ; "/.take va lue form imported d a t a f i l e 
y i = G ; 
y0=da ta ' ; 
(B.3) 









B. POWER SPECTRUM ESTIMATION 
yl=y0(2:nfft+l)*480; 
%___ _^_______ Begin. — - — — — - - — — — — __________ 
for i= l :nf f t 
f k ( i )= ( i - l )* f s /n f f t ; 
end , 
7.STEP 1: apply Hann window to the output bit stream to reduce spectrum leakage. 
n=l:nfft; "/.index , 
hw=0.5*(l-cos(2*pi*n/nfft)); '/.Hanu window 
'/.STEP 2: FFT the yw. 
Ywl=fft(ywl,nfft); 
7.STEP 3 : Calculate periodogram P of Yw for k=0 , l , . . .N /2 
P I = G ; ' 
7. '— —— Data set 1 — — . . 
Pl(l)=l/nfft"2*(Ywl(l).*conj(Ywl(i))); V.index is 1, frequency is 0 
for k=2:(nfft/2) 
PI(k)=l/nf f t~_*((Ywl(k) .*conj (Ywl(k)))+(Ywl(nfft-k) . *conj (Ywl(nfft-k)))); 
end 
PI(nfft/2+l)-l/nfft-2*(Ywl(nfft/2+1) .*conj (YwKnfft/2+1))) ;. 
% __ __ ._ _____ __ _________ ___ ___ 






7.STEP 5: calculate the SNDR in frequency range k=[0 64] fk=k*fs/nfft 
7.know the signal bandwidth(number of bins); know the signal power bin numbers 
Ptotal=0; 7.total in-band power 
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Psignal=0; "/.total in-band signal power \ 
for i=l:125 
Ptota l=Pl( i )+Ptota l ; 
end 
'/.take a look at P vector to determine the number of bins 
%the signal power pas spread to 
for j=23:27 
Psignal=Psignal+Pl(j); 
€ I i u 




•/o__ __ __ E N D __ _ ; 
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Appendix C 
C/C++ Code for Time Delay Root Locus 
This appendix shows the C/C++ code written to calculate time delay root locus. 
%-- : Make f i l e ; 
#CCC = /usr/local/opt/SUNWspro/bin/CC 
#CC = /usr/local/opt/SUNWspro/bin/cc 
#LD = /usr/local/opt/SUNWspro/bin/ld 
CCC = /usr/local/bin/g++ 
CC = /usr/local/bin/gcc 
LD = /usr/ccs/bin/ld 
#CFLAGS = -mt -c -I/usr/iiiclude -I/usr/local/opt/SUNWspro/iiiclude 
#CFLAGS = -g -I/usr/include -I/usr/local/include 
-mhard-float -mcpu=ultrasparc -mtuiie=ultrasparc 
CFLAGS = -g -I/usr/include -I/usr/local/include - - . - . -
#LDFLAGS = -mt -L/usr/lib -L/usr/local/opt/SUNWspro/lib -lm -lpthread -lc 
LDFLAGS = -L/usr/lib -L/usr/local/lib -1m -lc -lstdc++ 
OBJS = complex.o points.o 
stable: $(0BJS) stability.cc 
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$(CCC) $(CFLAGS) s tab i l i ty .cc$(LDFLAGS) - o s t a b l e $(OBJS) 
complex.o: complex.cc complex.hi. 
$(CCC) - c $(CFLAGS) -o complex.o- complex.cc 
p o i n t s . o : p o i n t s . c c p o i n t s . h h complex.cc complex.hh 
$(CCC) - c $(CFLAGS) -o p o i n t s . o p o i n t s . c c 
c l e an : 
rm - f * .o s t a b l e 
%— — s t a b l e , cc 
w-xxiuxude^is t u x u . W 
#include<math.h> 
#include " complex. hb." 
#define ERROR le-8 
/* Function prototypes */ 
double characteristic(double, double); 
double calcK(double, double); 
int findVal(double,double,double,double,double,double); 
double bisection(double, double , double); 
int main(int nargs, char *arg[]) 
•( double xmin, xmax, ymin, ymax; 
double dx,dy; 
/•range of s=x+jy for root locus plot*/ 
xmin = -i.5; 
xmax =1.5; 
ymin =0.0; 
ymax = M_PI; 
/•incremental value of x and y */ 
dx = 0.0001; 
dy = 0.01; 
findVaKxmin, xmax, ymin, ymax, dx.dy); 
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r e t u r n 0; -
> • • ' . • • ' ' ' . . / ' * • ' • • • ' 
int findVal(double xl, double x2, double yl, double y2; double dx, double dy) 
{ double x, y; 
double pa,py; 
double a, k; 
double root_y; 
for(x = xl; x <= x2; X += dx) 
i. a. — v . v, 
py = yi; . 
for(y = yl; y <= y2; y += dy) 
{ pa = a; 
a = characteristic(x,y); 
if(fabs(a) == 0.0) 
{ k = calcK(x.y); r 
if( k >=0.0) 
printf ("7.2. lOlf 7.2.101f 7.2.101f\n" ,x,y,k); 
.}. . - • _ . . 
else if((a < 0.0 ftfc pa > 0.0) I I (a > 0.0 && pa < 0.0)) 
•i root_y = bisection (x, py, y) ; 
k = calcK(x,root_y); 
if( k >=0.0) 
printf ("7.2.lOlf 7.2.lOlf 7.2.101f\n" ,x,root_y,k); 
' } • ' . ' 
py. = y; 
> • ~ ; 
}return 0; 
} • . . • ' ' . 
double bisection(double x, double py, double y) 
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C. C/C++CODE FOR TIME DELAY ROOT LOCUS 
{ double abs to l ; 
double f.lower, f .higher , f_bisect, y.lower, y.higher, y .b i sec t , root ; 
in t SUCCESS; 
y_lower = py; 
y_higher = y; 
f_lower = charac te r i s t i c (x, y_lower); 
f .higher = charac te r i s t i c (x, y .h igher) ; 
SUCCESS = 0; 
do '. -
{ y_bisect = (y_lower+y.higher)/2.0; 
f.bisect = characteristic(x,y.bisect); 
if(f.bisect ==0.0) 
{SUCCESS = 1; , 
root = y.bisect; 
> 
else if ((f_lower > 0.0 && f_bisect < 0.0) 
II (f.lower < 0.0 && f.bisect > 0.0)) 
{root = 0.5*(y_lower+y.bisect); 
y_higher = y_bisect; 
f.higher = f.bisect; 
else if ((f.higher > 0.0 && f.bisect < 0.0) 
II (f.higher < 0.0 && f_bisect > 0.0)) 
{ root = 0.5*(y^higher+y_bisect); 
y.lower = y.bisect; 
f.lower = f.bisect; 
• } . -' • 
abstol = y.higher - y.lower; 
}while(!SUCCESS && abstol> ERROR); 
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return root ; 
> • ' - ' . . ' 
double characteristic(double x, double y) 
{ Complex s; 
Complex H_G; 
double ans, tau_m,tau; 
double Real, Img; 
s.setlmaginary(y); 
s.setReai(x); _ ' 
/* Calculate tau_m and tau */ .' 
if(0 <= y && y <= M_PI_2 ) 
tau_m =0.5; 
else ii((M_PI_2) < y && y < M_PI) 
tau.m = (M_PI_2/y - 0.5); 
tau =tau_m+1.65; 
H_G = (s.power(2.0)+s*0.3684+0.1225)/(s.power(2.0)*(s.power(2.0)+0.03)); 
/* H_G = (s*2.0+1.0)/s.power(3.0);*/ 
Real = H_G.getReal(); 
Img = H_G.getImaginary(); 
ans = cos(y*tau) * (Img - exp(x)*(Real*sin(y) + Img *cos(y)))- sin(y*tau) 
* (Real-exp(x)*(Real*cos(y)-Img *sin(y))); 
return ans; 
> 
double calcK(double x,double y) 
{ Complex H_G,s; - . 
double tau, tau_m, k; 




C. C/C++CODE FOR TIME DELAY ROOT LOCUS 
/ * C a l c u l a t e tau_m and t a u */ 
i f ( 0 <= y kk. y <= M_PI_2 ) 
tau_m = 0 . 5 ; 
e l s e if((M_PI_2) < y kk y < M_PI) 
tau_m = (M_PI_2/y - 0 . 5 ) ; 
t a u =tau_m+1.65; 
H_G = ( s .power (2 .0 )+s*0 .3684+0 .1225) / ( s .power (2 .0 )* ( s .power (2 .0 )+0 .03) ) ; 
/*H_G = ( s * 2 . 0 + 1 . 0 ) / s . p o w e r ( 3 . 0 ) ; * / 
Real = H_G.getReal() ; 
Img - H_G.ge t Imaginary0; 
k = ( exp (x* tau )*cos (y* t au ) ) / (Rea l - exp (x )* (Rea l*cos (y ) - Img*s in (y ) ) ) ; 
r e t u r n k; 
} '• ' • • • . • ' • • • ' , ' • 
% -•-' •—complex, cc • 
# inc lude <math.h> 
# inc lude "complex.hh" 
/* Constructors/Destructors */ 
Complex::Complex(void) 
i this->x = (double) 0; 
this->y = (double) 0; 
} 
Complex::Complex(const Complex fethat) 
{ this->x - that.x; 
this->y - that.y; 
} : V " ' ' 
Complex::Complex(double mag, double phase) 
{ this->x = mag * cos(phase); 
this->y = mag * sin(phase); 
> • • ' . • ' • 
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Complex::Complex(double x) 
{ this->x = x; ' - - . ' ' - . . 
th is->y = (double) 0; 
} '... • v ' . - - ' '
: .'• 
Complex::"Complex(void) 
{ / / empty function 
> V 
/ * operators * / s 
Complex Complex::operator+(Complex that) 
{ Complex ans; 
ans.x = this->x + that.x; 
ans.y = this->y + that.y; 
return ans; 
> - • • • • ' : . ' ' 
Complex Complex::operator-(Complex that) 
{ Complex ans; 
ans.x = this->x - that.x; 
ans.y = this->y - that.y; 
return ans; 
> 
Complex Complex:-.operator*(Complex that) 
{•' Complex ans; 
ans.x = this->x * that.x - this->y * that.y; 
ans.y = that.x * this->y•+ this->x * that.y; 
return ans; 
> ' ' • • . ' • ' 
Complex Complex::operator/(Complex that) 
{ Complex ans; 
ans.x = ( this->x '* t h a t . x + this->y * tha t .y ) 
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/ ( t h a t . x * t ha t . x + tha t . y * t h a t . y ) ; 
ans.y = (this->y * t h a t . * - t h i s - > x * tha t .y ) 
/ ( tha t .x"* tha t .x '+ tha t . y * t h a t . y ) ; 
re turn ans; 
> 
Complex feComplex::operator^(Complex that) 
{ this->x = this->x + that.x; 
this->y - this->y +that.y; 
re turn * th is ; 
y . . ' - . . " - •• : - • : • • 
Complex Complex::operator*=(Complex tha t ) 
{ Complex ans(*this) ; 
ans.x = this->x * that.x - this->y * that.y; 
ans.y = that.x * this->y + this->x * that.y; 
this->x = ans.x; 
this->y = ans.y; 
return *this; 
} ' ' • . . ' • 
Complex Complex::operators(double fethat) 
{ Complex ans; 
ans.x = this->x + that; 
ans.y = this->y; 
return ans; • 
> 
Complex Complex:operator-(double &that) 
{ Complex ans; 
ans.x = this->x - tha t ; 
ans.y = this->y; 
re turn ans; 
, C. C/C++CODE FOR TIME DELAY ROOT LOCUS 
' } " ' " - , ' ' • ' ' V . . • ' • ' ' • ;.". ^ . • • , ' • • ; . , , " • • 
Complex Complex::operator*(double fethat) 
{ Complex ans; 
ans.x = that * this->x; 
ans.y = that * this->y; 
return ans; 
> 
Complex Complex::operator/(double fethat) 
v Complex ans; 
ans.x = this->x / that; 
ans.y = this->y / that; 
return ans; 
I . - . ' • . . . • • ' 
Complex feComplex::operator+=(double fethat) 
{ this->x = this->x + tha t ; 
re turn * th is ; ' . - . 
> 
Complex feComplex::operator*=(double fethat) 
i this->x *= tha t ; 
this->y *= t h a t ; 
re turn * th i s ; 
Complex feComplex::operator=(double fethat) 
{ this->x = tha t ; 
this->y = 0 ; 
re turn * th i s ; 
> 
int Complex::operator==(Complex tha t ) 
{ i f ( th i s ->x = t h a t . x && this->y•== tha t .y ) 
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}:/-. ' . ' ' . . i • ' . . . . . • • • ' 
Complex Complex::power(double that) 
{Complex ans(pow(this->getMagnitude().that), this->getPhase() * that); 
return ans; 
> ' ' , • ' • . • ' 
/* basic interface functions */ 
double Complex::getReal(void) - . 
{• return x; 
> _ ' - ' " . ' ; • ' . • 
double Complex::getlmaginary(void) 
{ r e t u r n y; ' 
> ' - ' 
double Complex::getPhase(void) 
{ return atan(y/x); 
} 
double Complex::getMagnitude(void) 
i return sqrt(x*x t y*y); 
> ' . " ' • • ' 
void Complex::setReal(double x) 
•C this->x = x; 
void Complex::setlmaginary(double y) 
{ this->y = y; 
y 
% ; points, cc • :• 
#include<stdio.h> 
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.-•{' this->next = 0; 
this->e = 0 ; 
> ' ' - . ' ' .." 
Points::Points(Complex s, double e) 
-£ this->s = s; 
this->next = 0 ; 
this->e.= e; • 
>' . - ' 
Points:'.Points(Complex s, Complex a, double e) 
•[ this->s = s; 
this->next = 0 ; 
this->e = e; 






Points *Points::add(Complex s, double e) 
-C if (this->next) 
return this->next->add(s,e); 
else -
return this->next = new Points(s,e); 
Points *Points::add(Complex s, Complex a, double e) 
{ if(this->next) 
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C. C/C++CODE FOR TIME DELAY ROOT LOCUS 
return this->next->add(s, a , e ) ; 
. else. 
return this^>next = new Points(s, a, e); 
' } • ' •'• -
Points *Points:-.find(Complex s) 
{ Points *p; : 
for(p = this; p; p=p->next) 
- { ' • ; ' • " 
if(p->s == s) .,• 
return p; 
} ' • ' • " 
return 0; , 
} ' ' 
Points *Points::find(Complex s, double e) 
{ Points *p; 
for(p = this; p; p=p->next) 




} • - ; • • ' . ' 
int Points:-.print(FILE *fp) 
{• 
int c = 0; 
Points *p; 
for(p=this;p;p=p->next) 
< • . ^ • - . • ' . • • • • - • . . • 
fpr intf ( fp ,"\ tA root i s : %2.101f + j7„2.101f, 
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at point 7.2.lOlf + j7.2.101f, with error %2./101f\n", 
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